Senior Analog IP Architect & SoC Lead

Microchip Technology Inc

Gresham (OR)

On-site

USD 75,000 - 232,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Health benefits from day one
Retirement savings plans
ESPP with 2-year look-back
Restricted stock units (RSUs)
Quarterly bonus

Job summary

Microchip Technology Inc is seeking a Mixed-Signal IP Technical Lead/Architect to provide end-to-end technical leadership for mixed-signal IPs across advanced SoC projects. You will oversee IP licensing, integration, and silicon validation, focusing on high-speed SERDES, PLLs, PVT sensors, IOs, and other critical analog blocks.

You will collaborate with cross-functional teams to ensure successful IP delivery and integration into complex designs, with travel 0-25% and a strong emphasis on

Qualifications

  • Bachelor's/Master's in EE with strong analog/mixed-signal background.
  • Experience in PLLs, high-speed SERDES, IOs, and other analog IP blocks.
  • Familiarity with PCIe, SAS, SATA and Ethernet protocols is a plus.

Responsibilities

  • Define and review mixed-signal IP interface specifications, integration guidelines, and verification plans.
  • Lead the evaluation, selection, and licensing of third-party and internally developed IPs for SoC projects.
  • Collaborate with silicon IP vendors to customize IP solutions and finalize Statement of Work (SOW)
  • Architect and drive the integration of mixed-signal IPs into SoC designs, ensuring optimal performance and compatibility.
  • Review and sign off system level clocking needs to meet electrical compliance
  • Collaborate with design, verification, physical design, and test engineering teams to resolve integration and validation issues.
  • Maintain up-to-date knowledge of industry trends, standards, and best practices in mixed-signal IP development and integration.
  • Oversee and participate in silicon validation, characterization, and debug of mixed-signal IPs post-fabrication.

Skills

Analog/mixed-signal
SoC integration
Team leadership
Strong communication

Education

Bachelor's degree in electrical engineering or related field
Master's degree in related field

Tools

EDA tools

Job description

Microchip Technology Inc is seeking a Mixed-Signal IP Technical Lead/Architect to provide end-to-end technical leadership for mixed-signal IPs across advanced SoC projects. You will oversee IP licensing, integration, and silicon validation, focusing on high-speed SERDES, PLLs, PVT sensors, IOs, and other critical analog blocks.

You will collaborate with cross-functional teams to ensure successful IP delivery and integration into complex designs, with travel 0-25% and a strong emphasis on

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Analog/Mixed-Signal IP Architect & SoC Lead
Senior Analog/Mixed-Signal IP Architect & SoC Lead

Microchip Technology Inc. • San Jose (CA)

On-site
USD 75,000 - 232,000
Senior Analog IP Architect & SoC Tech Lead
Senior Analog IP Architect & SoC Tech Lead

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 75,000 - 232,000
Senior Mixed-Signal IP Architect & Tech Lead
Senior Mixed-Signal IP Architect & Tech Lead

Microchip Technology Inc. • Gresham (OR)

On-site
USD 75,000 - 232,000
Health benefits
ESPP with 2-year look-back
Quarterly bonus
Lead Analog IP Architect for SoC Integration
Lead Analog IP Architect for SoC Integration

Microchip Technology Inc • San Jose (CA)

On-site
USD 75,000 - 232,000
Principal Engineer - Analog Design (IP Tech Lead)
Principal Engineer - Analog Design (IP Tech Lead)

Microchip Technology Inc • San Jose (CA)

On-site
USD 75,000 - 232,000
Principal Engineer - Analog Design (IP Tech Lead)
Principal Engineer - Analog Design (IP Tech Lead)

Microchip Technology Inc • Gresham (OR)

On-site
USD 75,000 - 232,000
Health benefits from day one
Retirement savings plans
ESPP with 2-year look-back
+2
Principal Engineer - Analog Design (IP Tech Lead)
Principal Engineer - Analog Design (IP Tech Lead)

Microchip Technology Inc. • San Jose (CA)

On-site
USD 75,000 - 232,000
Principal Engineer - Analog Design (IP Tech Lead)
Principal Engineer - Analog Design (IP Tech Lead)

Microchip Technology Inc. • Gresham (OR)

On-site
USD 75,000 - 232,000
Health benefits
ESPP with 2-year look-back
Quarterly bonus
Senior IC Analog Design Lead – High-Speed Mixed Signal
Senior IC Analog Design Lead – High-Speed Mixed Signal

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 120,000 - 160,000
Senior IC Analog Design Architect – High-Speed
Senior IC Analog Design Architect – High-Speed

Anysilicon • Chandler (AZ), Northern (KY)

Hybrid
USD 180,000 - 240,000