Semiconductor IC Packaging Engineer – Wafer Level Packaging

Marvell Technology; Santa Clara (CA); On-site; USD 115,000 - 174,000; Full time

Job summary

An innovative firm is seeking a Semiconductor IC Packaging Engineer to join their dynamic team. This role offers a unique opportunity to lead package development from concept to mass production, focusing on wafer level packaging. You will collaborate with cross-functional teams to ensure quality and reliability while driving cutting-edge solutions for AI-driven cloud data centers. If you're passionate about semiconductor technology and eager to make an impact in a fast-paced environment, this position is perfect for you. Join a company that values your contributions and fosters your growth in the semiconductor industry.

Benefits

Flexible time off

401k plan

Year-end shutdown

Floating holidays

Paid time off to volunteer

Qualifications

• 5-10 years of experience in semiconductor wafer level packaging.
• Self-motivated and eager to learn and grow in a dynamic environment.
• Good understanding of semiconductor IC packaging assembly processes.

Responsibilities

• Define package guidelines and manage OSAT on package technical risk.
• Lead package development from concept to production.
• Work with QA and suppliers to resolve package-related issues.

Skills

Semiconductor wafer level packaging

Design rule knowledge

Process and materials knowledge

Communication skills

Program management skills

Education

BS in Mechanical Engineering

MS in Mechanical Engineering

PhD in Mechanical Engineering

Tools

KLayout

Cadence APD

AutoCAD

Job description

Join to apply for the Semiconductor IC Packaging Engineer – Wafer Level Packaging role at Marvell Technology

Join to apply for the Semiconductor IC Packaging Engineer – Wafer Level Packaging role at Marvell Technology

Direct message the job poster from Marvell Technology

Talent Advisor @ Marvell Technology | Hiring Semiconductor Innovators | Analog, Digital Design, Firmware, Software, Advanced Packaging, SoC, Test…

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell’s semiconductor solutions are the essential building blocks of the accelerated data infrastructure that connects to the world. Marvell has the extraordinary opportunities across Data Center & AI, Automotive, Enterprise, Storage and Carrier architectures where we deliver our strong product portfolios to the market.

The package engineering team drives semiconductor IC package development from concept to mass production. Here you can brainstorm, excel, innovate, transform for the expansion of AI-driven cloud data centers for a once-in-a-lifetime opportunity. The focus of NPI is to take a concept of a semiconductor package solution and transfer it to a final product with consideration of performance, cost, reliability, yield and supply resilience. You will have the opportunity to support the cutting-edge package solutions in all product portfolios.

What You Can Expect

• Define package guidelines and drive implementation in product design, focusing on FC bumping, RDL and wafer level package.
• Manage and drive OSAT on package technical risk assessment, design review, BOM and process selection, package characterization and qualification.
• Fully in charge of NPI package related tasks, starting from package definition, first sample delivery, package qualification and production ramp.
• Work closely with internal cross functional teams and lead package development of NPI from concept to production.
• Work with QA, OSAT/substrate suppliers to resolve package related quality/reliability issues.
• Work with procurement and suppliers on package cost analysis.
  
  

What We're Looking For

• Experiences in semiconductor wafer level packaging is a must. Education: BS, MS or PhD in ME, MSE, EE or related engineering fields.
• BS with 5-10 years of experience
• Prefer MS/PhD with 3+ years of experience
• Have passion for work; self-motivated, eager to learn and grow; be responsible and accountable; and result driven.
• The ideal candidate has good knowledge of design rule, process, and materials used in FC bumping and wafer level packaging.
• Good understanding of semiconductor IC packaging assembly processes, materials, reliability standards and failure analysis techniques.
• Experiences in Si photonics packaging is a plus.
• Basic KLayout, Cadence APD and AutoCAD skills
• Good communication skill is essential to work well with internal cross functional teams and external suppliers.
• Good program management skills.
• Ability to work independently with minimum supervision.
  

Expected Base Pay Range (USD)

115,790 - 173,500, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation And Benefit Elements

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at [e-mail].

Seniority level

• Seniority level

  Associate

Employment type

• Employment type

  Full-time

Job function

• Job function

  Engineering and Information Technology

• Industries

  Semiconductor Manufacturing

Referrals increase your chances of interviewing at Marvell Technology by 2x

Sign in to set job alerts for “Packaging Engineer” roles.

San Jose, CA $85,560.00-$117,645.00 4 days ago

SiliconOne Mechanical Packaging Engineer

San Jose, CA $165,700.00-$232,900.00 1 week ago

San Jose, CA $141,800.00-$212,600.00 8 hours ago

San Jose, CA $150,938.00-$226,406.00 4 days ago

San Jose, CA $70,000.00-$80,000.00 2 months ago

Automotive Seating trim / Comfort engineer

Sunnyvale, CA $173,000.00-$249,000.00 2 weeks ago

Packaging Engineering Project Manager (Experienced Packaging Technologist)(6454)

San Jose, CA $125,000.00-$210,000.00 3 weeks ago

Menlo Park, CA $173,000.00-$249,000.00 2 weeks ago

Livermore, CA $95,000.00-$135,000.00 3 days ago

Santa Clara, CA $150,000.00-$234,000.00 2 days ago

Mechanical and Device Packaging Manager - Optical Solutions

Fremont, CA $150,000.00-$210,000.00 1 week ago

Mountain View, CA $57.00-$77.00 5 days ago

Mountain View, CA $70.00-$75.00 6 days ago

Newark, CA $70,000.00-$75,000.00 4 days ago

Mountain View, CA $60.00-$75.00 4 days ago

Mountain View, CA $70.00-$73.00 6 days ago

Santa Clara, CA $160,000.00-$250,000.00 3 days ago

Internship, Packaging Engineer, Supply Chain (Fall 2025)

Menlo Park, CA $111,000.00-$164,000.00 2 weeks ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.