Semiconductor AI Accelerator Developer

Doist

Los Angeles (CA)

On-site

USD 180,000 - 350,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

CHIPS Act project bonuses

Job summary

Doist in Los Angeles is seeking a senior semiconductor designer to develop AI/ML accelerators and advanced-node processors. You will drive architecture, RTL, and tape-out workflows across multi-disciplinary teams.

You will collaborate with AI software teams, optimize power and performance for data centers and edge devices, and work with foundries on EUV and 7nm+ node development. A strong background in ASIC design and memory architectures is essential.

Qualifications

  • Master's or PhD in Electrical Engineering, Computer Engineering, or related field.
  • 5+ years experience in semiconductor design with focus on AI/ML applications.
  • Expertise in advanced node processes (≤16nm) and EUV lithography.
  • Proficiency in industry-standard EDA tools (Cadence, Synopsys, Mentor Graphics).
  • Strong understanding of AI/ML algorithms and their hardware requirements.
  • Experience with ASIC design flow from RTL to tape-out.
  • Knowledge of memory architectures (HBM, GDDR, emerging memories).
  • Experience with AI frameworks (TensorFlow, PyTorch) and their hardware acceleration.

Responsibilities

  • Design and develop AI-optimized semiconductor architectures for machine learning workloads.
  • Lead advanced node semiconductor development (7nm, 5nm, 3nm processes).
  • Collaborate with AI software teams to optimize hardware-software co-design.
  • Perform circuit design, simulation, and verification for AI/ML accelerators.
  • Develop memory subsystems and interconnect architectures for AI processing units.
  • Optimize power efficiency and performance for edge AI and data center applications.
  • Work with foundry partners on advanced manufacturing process development.
  • Lead cross-functional teams including layout, verification, and packaging engineers.

Skills

AI/ML hardware
ASIC design
RTL to tape-out
Memory architectures
EUV lithography
AI frameworks (TensorFlow, PyTorch)

Education

Master's or PhD in Electrical/Computer Engineering

Tools

Cadence
Synopsys
Mentor Graphics

Job description

Join the forefront of the AI revolution by designing next-generation semiconductors that power artificial intelligence applications. This role focuses on developing cutting-edge AI/ML accelerators and advanced node semiconductors for the world's leading technology companies.

Key Responsibilities
  • Design and develop AI-optimized semiconductor architectures for machine learning workloads.
  • Lead advanced node semiconductor development (7nm, 5nm, 3nm processes).
  • Collaborate with AI software teams to optimize hardware-software co-design.
  • Perform circuit design, simulation, and verification for AI/ML accelerators.
  • Develop memory subsystems and interconnect architectures for AI processing units.
  • Optimize power efficiency and performance for edge AI and data center applications.
  • Work with foundry partners on advanced manufacturing process development.
  • Lead cross-functional teams including layout, verification, and packaging engineers.
Requirements
  • Master's or PhD in Electrical Engineering, Computer Engineering, or related field.
  • 5+ years experience in semiconductor design with focus on AI/ML applications.
  • Expertise in advanced node processes (≤16nm) and EUV lithography.
  • Proficiency in industry-standard EDA tools (Cadence, Synopsys, Mentor Graphics).
  • Strong understanding of AI/ML algorithms and their hardware requirements.
  • Experience with ASIC design flow from RTL to tape-out.
  • Knowledge of memory architectures (HBM, GDDR, emerging memories).
  • Experience with AI frameworks (TensorFlow, PyTorch) and their hardware acceleration.
Benefits
  • Compensation Range: $180,000 - $350,000+ plus CHIPS Act project bonuses.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

AI/ML Semiconductor Accelerator Architect
AI/ML Semiconductor Accelerator Architect

Doist • Los Angeles (CA)

On-site
USD 180,000 - 350,000
CHIPS Act project bonuses
Sr. Staff AI Engineer, Silicon Design
Sr. Staff AI Engineer, Silicon Design

Cognichip • Redwood City (CA)

On-site
USD 150,000 - 200,000
Chip Design Engineer
Chip Design Engineer

TenX Semi • San Francisco (CA)

Hybrid
USD 140,000 - 210,000
SoC Architect
SoC Architect

Analog Group • Boston (MA)

On-site
USD 130,000 - 180,000
Principal Physical Design Engineer
Principal Physical Design Engineer

Acceler8 Talent • San Francisco (CA), Northern (KY)

Hybrid
USD 180,000 - 240,000
Equity participation
Medical, dental, and vision coverage
401(k)
+1
Electrical Engineer - HW Systems
Electrical Engineer - HW Systems

Acceler8 Talent • San Francisco (CA)

On-site
USD 140,000 - 180,000
Comprehensive medical, dental, and VIs
401(k)
Generous paid time off
SOC Architect
SOC Architect

OpenAI • San Francisco (CA)

On-site
USD 150,000 - 200,000
Lead SoC Architect
Lead SoC Architect

Oho Group • San Jose (CA)

On-site
USD 180,000 - 260,000
Equity
Comprehensive benefits
Principal ASIC Design Engineer
Principal ASIC Design Engineer

Cognichip • Redwood City (CA)

On-site
USD 160,000 - 210,000
Competitive compensation
Equity and benefits
Flexible work environment
Computer Architect
Computer Architect

Acceler8 Talent • Mountain View (CA)

Hybrid
USD 180,000 - 300,000