RTL Design Engineer

Wipro Ltd.

San Diego (CA)

On-site

USD 80,000 - 160,000

Full time

6 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical and dental benefits
Disability insurance
Paid time off

Job summary

Wipro Limited in California is seeking an experienced ASIC/SoC Design Engineer to deliver high-throughput, low-latency data transport architectures. The role emphasizes RTL coding in Verilog/SystemVerilog and seamless integration with digital design flows.

Applicants should have 8+ years in ASIC/SOC design with a proven tape-out track record in deep sub-micron technologies. You will work with PD engineers to optimize performance, area and power, particularly for arbitration and fabric logics.

Qualifications

  • 8+ years of experience delivering ASIC/SOC designs for high-throughput/low-latency data transport.
  • 8+ years in Digital Design with RTL coding using Verilog/SystemVerilog.
  • Experience with RTL2PD tool/flow setup and debugging.
  • Strong collaboration with PD engineers for architecture tradeoffs.

Responsibilities

  • Deliver ASIC/SOC designs for arbitration and fabric logics.
  • Work on high-throughput/low-latency data transport architectures.
  • Collaborate with PD engineers to optimize performance, area and power.
  • Lead tape-out efforts in deep sub-micron technologies.

Skills

RTL coding
Verilog/SystemVerilog
AXI
Timing constraints

Education

Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field
Doctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field

Tools

Lint
CDC
RDC
VCLP
Synthesis
FEV

Job description

Wipro Limited (NYSE: WIT, BSE: 507685, NSE: WIPRO) is a leading technology services and consulting company focused on building innovative solutions that address clients’ most complex digital transformation needs. Leveraging our holistic portfolio of capabilities in consulting, design, engineering, and operations, we help clients realize their boldest ambitions and build future-ready, sustainable businesses. With over 230,000 employees and business partners across 65 countries, we deliver on the promise of helping our customers, colleagues, and communities thrive in an ever-changing world. For additional information, visit us at www.wipro.com.

Job Description
Role Purpose
  • 9+ years of related technical engineering experience
  • OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience or internship experience
  • OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 4+ years technical engineering experience or internship experience
  • 8+ years of experience delivering successful IP or Application Specific Integrated Circuits (ASIC)/SOC designs related to arbitration and fabric logics for high-throughput/low-latency data transport.
  • 8+ years expertise in Digital Design including RTL coding in Verilog/System Verilog, RTL2PD tool/flow setup/maintenance/debug: Lint/CDC/RDC/VCLP/Synthesis/Timing constraints/FEV
Additional Or Preferred Qualifications
  • 15+ years technical engineering experience
  • OR Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 12+ years technical engineering experience
  • OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
  • OR Doctorate degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 5+ years technical engineering experience.
  • Track record of successful ASIC tape outs in deep sub-micron technologies
  • Deep understanding of the physical design impact for each micro-architecture and work closely with PD engineers to find the best tradeoff given the performance/area/power constraints.
  • Experienced on a variety of micro-architecture areas such as Complex Control Paths, Memory hierarchies and standard industry interfaces such as Advanced extensible Interface (AXI).
  • 5+ years of experience in designing complex control logics on Network-On-Chip ASICs
  • Excellent communication skills and ability to facilitate collaboration.

Mandatory Skills: RTL coding.Experience: 5-8 Years.The expected compensation for this role ranges from $80,000 to $160,000 .Final compensation will depend on various factors, including your geographical location, minimum wage obligations, skills, and relevant experience. Based on the position, the role is also eligible for Wipro's standard benefits including a full range of medical and dental benefits options, disability insurance, paid time off (inclusive of sick leave), other paid and unpaid leave options.Applicants are advised that employment in some roles may be conditioned on successful completion of a post-offer drug screening, subject to applicable state law.

  • Wipro provides equal employment opportunities to all employees and applicants for employment and prohibits discrimination and harassment of any type without regard to race, color, religion, age, sex, national origin, disability status, genetics, protected veteran status, sexual orientation, gender identity or expression, or any other characteristic protected by federal, state, or local laws. Applications from veterans and people with disabilities are explicitly welcome.

We are an Equal Opportunity Employer. All qualified applicants will receive consideration for employment without regard to race, color, caste, creed, religion, gender, marital status, age, ethnic and national origin, gender identity, gender expression, sexual orientation, political orientation, disability status, protected veteran status, or any other characteristic protected by law.

Wipro is committed to creating an accessible, supportive, and inclusive workplace. Reasonable accommodation will be provided to all applicants including persons with disabilities, throughout the recruitment and selection process. Accommodations must be communicated in advance of the application, where possible, and will be reviewed on an individual basis. Wipro provides equal opportunities to all and values diversity.

If you encounter any suspicious mail, advertisements, or persons who offer jobs at Wipro, please email us at helpdesk.recruitment@wipro.com . Do not email your resume to this ID as it is not monitored for resumes and career applications.

Any complaints or concerns regarding unethical/unfair hiring practices should be directed to our Ombuds Group at ombuds.person@wipro.com .

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

RTL Design Engineer
RTL Design Engineer

Wipro • Mountain View (CA)

On-site
USD 80,000 - 160,000
Medical and dental benefits
Disability insurance
Paid time off
EE digital/Analog Design Engineer
EE digital/Analog Design Engineer

Wipro • Sunnyvale (CA)

On-site
USD 100,000 - 180,000
Medical benefits
Dental benefits
Disability insurance
+2
DFT Engineer
DFT Engineer

Wipro • Santa Clara (CA)

On-site
USD 60,000 - 149,000
Medical and dental benefits
Disability insurance
Paid time off (sick leave included)
+1
Senior RTL Design Engineer - ASIC/SoC Expert
Senior RTL Design Engineer - ASIC/SoC Expert

Wipro • Mountain View (CA)

On-site
USD 80,000 - 160,000
Medical and dental benefits
Disability insurance
Paid time off
Design Verification Engineer
Design Verification Engineer

Wipro • Santa Clara (CA)

On-site
USD 60,000 - 140,000
VLSI ENGINEER L3
VLSI ENGINEER L3

Wipro • Dallas (TX)

On-site
USD 60,000 - 140,000
Medical benefits
Dental benefits
Paid time off
Engineering Manager
Engineering Manager

Wipro • Santa Clara (CA)

On-site
USD 80,000 - 160,000
Medical and dental benefits
Disability insurance
Paid time off
+1
Silicon Practitioner Director
Silicon Practitioner Director

Wipro Ltd. • San Francisco (CA)

On-site
USD 200,000 - 308,000
Medical and dental benefits
Disability insurance
Paid time off
Senior RTL Design Engineer for High-Throughput ASIC/SoC
Senior RTL Design Engineer for High-Throughput ASIC/SoC

Wipro Ltd. • San Diego (CA)

On-site
USD 80,000 - 160,000
Medical and dental benefits
Disability insurance
Paid time off
RTL Design Engineer
RTL Design Engineer

Programmers.io • United States

On-site
USD 120,000 - 180,000