R&D Engineer Hardware 4

8613 Broadcom Corporation

Chandler (AZ)

On-site

USD 110,000 - 176,000

Full time

4 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical plans
Dental & Vision
401(k) matching
ESPP
Employee Assistance Program

Job summary

Broadcom, Inc. seeks a Principal Machine Learning & Silicon Yield Engineer to drive predictive yield and performance optimization for SoC platforms. You will design ML/DL/GenAI solutions that translate wafer data into actionable yield improvements and PPA strategies.

You will work with cross-functional teams, organize large telemetry datasets, and apply advanced analytics and circuit telemetry to isolate failure mechanisms and optimize manufacturing outcomes. PhD or MS with experience preferred.

Qualifications

  • MS with 6+ years experience or PhD with 3+ years in Electrical Engineering, Computer Science or related field.
  • Top-tier semiconductor research institutions preferred.
  • Proven silicon telemetry and yield analysis experience.
  • Deep analytics using ML/AI on physical hardware datasets.
  • Strong programming in Python, R, or C++ and handling large databases.
  • Knowledge of semiconductor manufacturing, DFM/EDA tools, and wafer fabrication.

Responsibilities

  • Design, build, and deploy ML/DL/GenAI models to predict wafer-level yield.
  • Organize, clean, and analyze large telemetry datasets from multiple sources.

Skills

ML/AI modeling
Python
R
C++
Big data analytics

Education

MS + 6 years experience
PhD + 3 years experience

Tools

Cadence Virtuoso
Primetime STA tools
Spice modeling tools

Job description

Job Title: Principal Machine Learning & Silicon Yield Engineer. Broadcom is seeking a highly specialized semiconductor professional with experience in predicting wafer-level yield and optimizing PPA, from SoC telemetry and volume ATE production test data. We require deep experience in analyzing silicon architecture, static timing analysis (STA), and silicon telemetry, using advanced data analysis tools, where the goal will be to develop predictive yield and performance optimization tool sets. You will design and deploy ML, DL, and GenAI tools that translate silicon data into actionable optimized strategies.

Key Responsibilities
  • Predictive Yield Modeling: Design, build, and deploy ML, DL, and GenAI models to predict and maximize wafer-level yield using large-scale SoC telemetry data.
  • Telemetry Data: Organize, clean, and analyze large, multi-source sensor databases and provide input on future telemetry requirements.
  • Circuit Telemetry & Silicon Expertise: Interpret complex parametric data, on-chip sensor readouts, and circuit telemetry to isolate failure mechanisms and marginalities.
  • Cross-Functional Collaboration: Partner with foundry, product engineering, design-for-manufacturing (DFM), DFT engineering teams to drive yield and PPA strategies.
  • Innovate, Scale, Deploy: Develop, qualify and productize experimental data workflows, and work with teams to release to scalable production.
  • Spice modeling and simulation: Must have experience in spice modeling tools, Cadence Virtuoso and familiarity with Primetime STA tools.
Required Qualifications
  • Education: MS plus 6 years experience OR Ph.D. plus 3 years experience in Electrical Engineering, Computer Science or a related field.
  • Top-tier semiconductor research institution, e.g. Stanford, UC Berkeley, MIT, Purdue, UIUC preferred.
  • Yield & Telemetry Experience: Proven track record in the semiconductor industry specializing in silicon macro characterization and SoC telemetry analysis.
  • Advanced Analytics: Deep expertise in applying Machine Learning and Artificial Intelligence techniques (e.g., deep learning, anomaly detection, multivariate regression) to physical hardware datasets.
  • Data Engineering Skills: Strong programming skills in Python, R, or C++ and hands-on experience handling massive databases.
  • Domain Knowledge: Deep understanding of semiconductor manufacturing processes, wafer fabrication, DFM practices, and electronic design automation (EDA) tools.
Compensation and Benefits

The annual base salary range for this position is USD 109,700.00 To USD 175,500.00 As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

  • Medical plans
  • Dental and vision plans
  • 401(K) participation including company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • Company paid holidays
  • Paid sick leave and vacation time

The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Welcome! Thank you for your interest in Broadcom! We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

R&D Engineer Hardware 4
R&D Engineer Hardware 4

Broadcom • Chandler (AZ)

On-site
USD 110,000 - 176,000
Discretionary annual bonus
Equity grants
401K with company match
+3
Infrastructure AI/ML Engineer for Memory Design, Characterization, and Yield Optimization
Infrastructure AI/ML Engineer for Memory Design, Characterization, and Yield Optimization

Broadcom Inc. • Austin (TX)

On-site
USD 151,000 - 241,000
Discretionary annual bonus
Equity grants
Comprehensive benefits
R&D Hardware Engineer
R&D Hardware Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 101,000 - 162,000
Medical insurance
Dental insurance
Vision insurance
+4
Principal ML & Silicon Yield Engineer (Equity Eligible)
Principal ML & Silicon Yield Engineer (Equity Eligible)

Broadcom • Chandler (AZ)

On-site
USD 110,000 - 176,000
Discretionary annual bonus
Equity grants
401K with company match
+3
R&D Staff Engineer Software
R&D Staff Engineer Software

Broadcom Inc. • San Jose (CA)

On-site
USD 180,000 - 240,000
Medical, dental and vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+2
SoC Integration and Design Engineer
SoC Integration and Design Engineer

Broadcom Inc. • Mendota Heights (MN)

On-site
USD 110,000 - 176,000
Discretionary annual bonus
Equity grant
Annual equity awards
+5
Principal Hardware Engineer
Principal Hardware Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants
Employee Stock Purchase Program (ESPP)
+3
R&D Engineer
R&D Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 167,500 - 268,000
Medical, dental, and vision plans
401(k) with company matching
Employee Stock Purchase Program
+2
Design Engineer - Timing Methodology
Design Engineer - Timing Methodology

Broadcom Inc. • Wayne (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401K with company matching
Employee Stock Purchase Program (ESPP)
+3
Hardware Applications Engineer
Hardware Applications Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 101,000 - 162,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+2