Product Engineer II (EMIR / PDN Analysis & Power Integrity)

Cadence

Austin (TX)

On-site

USD 101,500 - 188,500

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Cadence is seeking a skilled engineer to join its product engineering team in Austin, focusing on Power Noise Reliability analysis within the Digital Sign-off Group. You will develop domain expertise in power integrity, 3DIC analysis, and AI-driven mitigation methods for IR and EM issues.

The role collaborates with R&D and customers to advance methodologies and flows, addressing Multiphysics challenges in digital designs and offering insights across geographies.

Qualifications

  • Coursework related to advanced digital logic design and VLSI.
  • Fundamental understanding of Digital logic, CMOS logic, Power IR drop analysis, Circuit Design and Analysis, Digital/Behavioral simulations.
  • Experience with physical design flow using automatic placement and routing tools.
  • Ability to debug IR drop, Timing, and PDN issues related to IR/EM is a plus.
  • Knowledge of Python or TCL scripting.

Responsibilities

  • Be part of the product engineering team working on Power Noise Reliability analysis platform within Digital Sign-off Group at Cadence.
  • Build domain expertise in power integrity, 3DIC analysis & optimization, AI-driven IR mitigation & fixing methodology, and electrothermal optimization for digital designs.
  • Work closely with R&D to facilitate the development of these methodologies and flows.
  • Support strategic customers and functional product engineering driving solutions in Multiphysics space.

Skills

Digital logic design
CMOS logic design
Power IR drop analysis
Python scripting
Debug IR drop/EM

Education

Bachelor's in Electrical/VLSI Engineering
Master's in Electrical Engineering

Tools

TCL scripting
Place & Route tools

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

Job Responsibilities
  • Be part of the product engineering team working on Power Noise Reliability analysis platform within Digital Sign-off Group at Cadence.
  • Build domain expertise in power integrity , 3DIC analysis & optimization , Industry’s first AI driven IR mitigation & fixing methodology , electrothermal optimization for digital designs.
  • Work closely with R&D to facilitate the development of these methodologies and flows.
  • Responsibilities also including supporting strategic customers and functional product engineering driving solutions in the Multiphysics space.
Minimum Qualifications
  • Bachelor’s Degree in; Electrical / VLSI Engineering with 3+ years related experience
  • OR Masters with relevant courses in digital systems in Electrical Engineering
Experience And Technical Skills Required
  • Coursework related to advanced digital logic design and advanced Very Large Scale Integrated-circuit (VLSI)
  • Fundamental understanding in Digital logic Design, CMOS logic Design, Power IR drop analysis, Circuit Design and Analysis, Digital and Behavioral simulations
  • Relevant coursework/projects or experience in physical design implementation flow using automatic placement and routing tool.
  • Ability to debug IR drop, Timing, and Electrical PDN issues in relation to IR and EM is a plus
  • Knowledge on Python or TCL scripting.
Behavioral Skills Required
  • Must possess strong written, verbal and presentation skills.
  • Ability to establish a close working relationship with both customer peers and management.
  • Explore what’s possible to get the job done, including creative use of unconventional solutions.
  • Work effectively across functions and geographies.
  • Push to raise the bar while always operating with integrity.

The annual salary range for California is $101,500 to $188,500. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Product Engineer II (EMIR / PDN Analysis & Power Integrity)
Product Engineer II (EMIR / PDN Analysis & Power Integrity)

Cadence Design Systems • Austin (TX)

On-site
USD 102,000 - 189,000
Paid vacation
Paid holidays
401(k) with employer match
+2
Lead Functional Product Engineer, Power Analysis
Lead Functional Product Engineer, Power Analysis

Cadence Design Systems • San Jose (CA)

On-site
USD 115,000 - 213,000
RTL2 GDS, Sr Principal AE
RTL2 GDS, Sr Principal AE

Cadence • Colorado

On-site
USD 126,000 - 234,000
Salary: competitive compensation
Sr. Principal Product Engineer
Sr. Principal Product Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 161,000 - 299,000
Paid vacation
401(k) match
Employee stock purchase plan
+1
Principal Design Engineer
Principal Design Engineer

Cadence • San Jose (CA)

On-site
USD 136,000 - 254,000
Paid vacation and holidays
401(k) plan with employer match
Employee stock purchase plan
+1
Principal Design Engineer
Principal Design Engineer

Cadence • Cary (NC)

On-site
USD 136,000 - 254,000
401(k) plan with employer match
Employee stock purchase plan
Medical, dental, and vision plans
Digital Implementation AE Architect
Digital Implementation AE Architect

Cadence • San Jose (CA)

On-site
USD 157,000 - 293,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
Product Engineer (Analog Circuit Design)
Product Engineer (Analog Circuit Design)

Cadence • San Jose (CA)

On-site
USD 114,000 - 214,000
Bonus
Equity
Benefits
IC RTL2GDS Architect, AE
IC RTL2GDS Architect, AE

Cadence • San Jose (CA)

On-site
USD 157,000 - 293,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
IC RTL2GDS Architect, AE
IC RTL2GDS Architect, AE

Cadence Design Systems • San Jose (CA)

On-site
USD 157,000 - 293,000
401(k) plan with employer match
Employee stock purchase plan
Paid vacation and paid holidays
+1