Principal Post-Silicon Validation Engineer

Celero Communications, Inc.; Irvine (CA); On-site; USD 150,000 - 250,000; Full time

Job summary

Celero Communications, Inc. is seeking a Principal Post-Silicon Validation Engineer to lead validation for next-generation coherent DSP ASICs, enabling first silicon and production readiness.

You will define validation strategies, work across Architecture, RTL, Firmware, and Systems, and build validation infrastructure from the ground up. In this role you will validate PCIe, Ethernet, SerDes, CXL, and other high-speed interfaces, develop automation for test execution, and guide debug across

Qualifications

• 8+ years of hands-on post-silicon validation or silicon bring-up experience with complex ASICs or SoCs.
• Experience bringing first silicon to production in networking, data center, or AI hardware products.
• Strong understanding of silicon debug methodologies and structured root-cause analysis.
• Experience with high-speed interfaces and lab equipment.

Responsibilities

• Lead post-silicon validation and characterization from first silicon through production release.
• Develop validation plans covering functionality, performance, interoperability, and reliability.
• Enable first silicon bring-up using JTAG, scan, and board-level diagnostics.
• Validate high-speed interfaces (PCIe, Ethernet, SerDes, CXL, USB, SPI, I2C).
• Develop Python-based automation frameworks for test execution and data analysis.
• Document validation results and production readiness reports.

Skills

Post-silicon validation

Python automation

Root-cause analysis

Hardware/firmware debugging

High-speed interfaces

Education

Bachelor’s or Master’s in Electrical/Computer Engineering

Tools

Oscilloscopes

BERTs

Protocol analyzers

Logic analyzers

JTAG/embedded debug

Job description

Principal Post-Silicon Validation Engineer

Irvine, CA, or San Jose, CA, or Ottawa, Ontario, Canada

About The Role

Celero is seeking an experienced Principal Post-Silicon Validation Engineer to lead post-silicon validation for next-generation coherent DSP ASICs powering AI and hyperscale optical networking. As a key member of our engineering team, you will play a critical role in enabling first silicon, driving silicon characterization, and ensuring product readiness for customer deployment and high-volume production.

This is a highly visible technical leadership role within a fast-paced startup where you will work closely with Architecture, RTL Design, Firmware, Systems, Product Engineering, and customers to solve complex silicon challenges. You will have the opportunity to influence validation strategy, define best practices, and help build our validation infrastructure from the ground up.

What You'll Do

• Lead post-silicon validation and characterization of complex ASICs and SoCs from first silicon through production release.
• Develop comprehensive validation plans covering functionality, performance, interoperability, compliance, stress testing, corner cases, and reliability.
• Enable first silicon bring-up using JTAG, scan, embedded debug features, and board-level diagnostics.
• Validate high-speed interfaces including PCIe, Ethernet, SerDes, CXL, SPI, I²C, MDIO, and other industry-standard protocols.
• Utilize advanced lab equipment including high-bandwidth oscilloscopes, BERTs, protocol analyzers, Ethernet traffic generators, network analyzers, logic analyzers, and power measurement equipment.
• Debug complex hardware, firmware, RTL, and system-level issues while working closely with cross-functional engineering teams to identify root cause and drive timely resolution.
• Develop scalable Python-based automation frameworks for test execution, regression, silicon characterization, data analysis, and reporting.
• Validate firmware, bootloaders, device drivers, and hardware/software interfaces across multiple platforms.
• Characterize silicon performance, power, thermal behavior, margins, and compliance against architectural specifications.
• Lead debug reviews and provide technical direction for validation methodology, infrastructure, and best practices.
• Support early customer engagements by reproducing and resolving system-level issues and collaborating with applications engineering.
• Document validation results, silicon characterization data, debug findings, and production readiness reports.

What You'll Bring

• Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related technical discipline.
• 8+ years of hands-on post-silicon validation, DVT, or silicon bring-up experience with complex ASICs or SoCs.
• Proven experience bringing first silicon to production in networking, communications, data center, AI, or high-performance computing products.
• Strong understanding of silicon debug methodologies and structured root-cause analysis.
• Extensive experience using laboratory equipment including oscilloscopes, BERTs, protocol analyzers, network analyzers, logic analyzers, and related validation tools.
• Strong knowledge of one or more high-speed protocols including PCIe, Ethernet, SerDes, CXL, USB, SPI, I²C, or similar interfaces.
• Strong Python programming skills for automation, regression development, and data analysis.
• Experience validating firmware, embedded software, drivers, and hardware/software interfaces.
• Ability to interpret schematics, understand board design, power sequencing, signal integrity, and hardware debug.
• Excellent communication skills with the ability to work effectively across Architecture, Design, Firmware, Systems, Product Engineering, Manufacturing, and Customer Engineering teams.
• Comfortable working in a fast-paced startup environment where priorities evolve quickly and every team member has significant technical ownership.
• Ability to work onsite at our Irvine, California headquarters.

Preferred Qualifications

• Experience validating coherent optical DSPs, networking ASICs, Ethernet switch silicon, AI accelerators, GPUs, storage controllers, or high-speed communications devices.
• Strong knowledge of Ethernet, PCIe, OIF, IEEE, or related compliance specifications.
• Experience with PIPE, PCS, PMA, MAC, PHY, or other physical and protocol layers of high-speed interfaces.
• Experience building scalable validation automation, regression systems, dashboards, and data pipelines.
• Familiarity with customer platform validation and hyperscale qualification processes.
• Experience mentoring engineers and leading technical initiatives across multiple engineering disciplines.

Why Celero

At Celero, you'll help develop the next generation of coherent DSP technology enabling AI infrastructure and hyperscale networking. As a Principal Engineer, you'll have the opportunity to influence product architecture, shape validation strategy, work alongside industry leaders, and make a significant impact within a collaborative, high-growth startup environment where innovation, ownership, and technical excellence are valued every day

Annual Base Salary Range for US: $150,000 - $250,000 (The final offer will be determined based on job-related skills, experience, qualifications, and location.)

U.S. Standard Demographic Questions

We invite applicants to share their demographic background. If you choose to complete this survey, your responses may be used to identify areas of improvement in our hiring process.

How would you describe your gender identity? Select...

How would you describe your racial/ethnic background? Select...

How would you describe your sexual orientation? Select...

Do you identify as transgender? Select...

Do you have a disability or chronic condition (physical, visual, auditory, cognitive, mental, emotional, or other) that substantially limits one or more of your major life activities, including mobility, communication (seeing, hearing, speaking), and learning? Select...

Are you a veteran or active member of the United States Armed Forces? Select...

Voluntary Self-Identification

For government reporting purposes, we ask candidates to respond to the below self-identification survey.Completion of the form is entirely voluntary. Whatever your decision, it will not be considered in the hiringprocess or thereafter. Any information that you do provide will be recorded and maintained in aconfidential file.

As set forth in Celero Communications, Inc.'s Equal Employment Opportunity policy,we do not discriminate on the basis of any protected group status under any applicable law.

If you believe you belong to any of the categories of protected veterans listed below, please indicate by making the appropriate selection.As a government contractor subject to the Vietnam Era Veterans Readjustment Assistance Act (VEVRAA), we request this information in order to measurethe effectiveness of the outreach and positive recruitment efforts we undertake pursuant to VEVRAA. Classification of protected categoriesis as follows:

A "disabled veteran" is one of the following: a veteran of the U.S. military, ground, naval or air service who is entitled to compensation (or who but for the receipt of military retired pay would be entitled to compensation) under laws administered by the Secretary of Veterans Affairs; or a person who was discharged or released from active duty because of a service-connected disability.

A "recently separated veteran" means any veteran during the three-year period beginning on the date of such veteran's discharge or release from active duty in the U.S. military, ground, naval, or air service.

An "active duty wartime or campaign badge veteran" means a veteran who served on active duty in the U.S. military, ground, naval or air service during a war, or in a campaign or expedition for which a campaign badge has been authorized under the laws administered by the Department of Defense.

An "Armed forces service medal veteran" means a veteran who, while serving on active duty in the U.S. military, ground, naval or air service, participated in a United States military operation for which an Armed Forces service medal was awarded pursuant to Executive Order 12985.

Select...

By checking this box, I consent to Celero Communications, Inc. collecting, storing, and processing my responses to the demographic data surveys above.