Principal PCIe Logic Design

Rambus.com

Hillsboro (OR)

Hybrid

USD 108,000 - 201,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Hybrid work model
Onsite 3 days per week, remote 2 days
Base salary, bonus, equity
401(k) matching
Employee stock purchase plan
Medical and dental benefits
Time-off program
Gym membership

Job summary

Rambus is seeking a motivated full-time Principal Design engineer to join our PCIe IP design team in Hillsboro, Oregon. The role focuses on architecture, micro-architecture, and hands-on RTL implementation, with collaboration across global teams.

The successful candidate will prototype IPs on cutting-edge FPGAs, support existing IPs, and thrive in a hybrid work environment that combines onsite collaboration with remote work days.

Qualifications

  • 8+ years of RTL Design experience.
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or equivalent.
  • RTL coding in Verilog/SystemVerilog.
  • Good English skills and ability to work with an international team.

Responsibilities

  • Contribute to architecture and micro-architecture of next generation PCIe IP.
  • Implement designs in SystemVerilog.
  • Collaborate with verification team to verify IPs.
  • Prototype IPs on cutting edge FPGAs.
  • Support existing generations of the IPs.

Skills

Verilog
SystemVerilog
RTL Design
English skills

Education

MS in Electrical Engineering or Computer Engineering
PhD in Electrical Engineering or Computer Engineering

Tools

PCIe
CXL

Job description

Overview

Rambus, a premier chip and silicon IP provider, is seeking to hire a motivated full-time Principal Design engineer to join our PCIe IP design team. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer.

This full-time position will allow the candidate to contribute to the architecture, design of next generation IPs, targeting the latest developments in PCIe standards. This position will also be involved in prototyping these IPs on cutting edge FPGAs. The candidate will work closely with local teams as well as with multi-cultural, multi-national colleagues.

Rambus offers a flexible work environment, embracinga hybrid approach formostoffice-basedroles.Employeesare encouragedtospend an average of at leastthree days per weekonsite,allowing fortwodaysof remote work.

Responsibilities
  • Contribute to the architecture and micro-architecture of next generation PCIeIP
  • Implement these designs in System Verilog
  • Collaborate with the verification team to verify the IPs
  • Participate in prototyping of the IPs in cutting edge FPGAs
  • Contribute to support of existing generations of the IPs
Qualifications

Required:

  • RTL coding: Verilog / System Verilog
  • Master's degree or PHD in Electrical Engineering, Computer Engineering or equivalent.
  • 8+ years of experience with RTL Design
  • Good English skills, communication skills, and willingness to work with an international team.

Additional Desirable skills:

  • Knowledge of PCIe / CXL

About Rambus

Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop thecutting-edgeproducts and technologies essential for tomorrow’s systems.

Rambus offers a competitive compensation packageincludingbase salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program, and gym membership.

TheUSsalary range for thisfull-timeposition is $108,300to $201,100.Our salary ranges aredeterminedby role,leveland location. The successful candidate’s starting pay will bedeterminedbased on job-related skills, experience, qualifications, worklocationand market conditions.

At Rambus, we are committed to fostering a workplace where every individual is respected, supported, and empowered to succeed. We value a range of perspectives and experiences that contribute to innovation and collaboration. Our goal is to ensure that all team members haveequitableaccess to opportunities, resources, and a sense of belonging. We believe that a culture of fairness and inclusion helps us all do ourbest work.

Rambus is proud to be an Equal Employment Opportunity and Aff

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veteransduringour job application procedures. If yourequireassistanceoran accommodationdue to a disability,please feel free to inform us in your application.

Rambus does not accept unsolicited resumes from headhunters, recruitmentagenciesor fee-based recruitment services.

For more information about Rambus, visit rambus.com. Foradditionalinformation on life at Rambus and our current openings, check outrambus.com/careers/.

#LI-HYBRID

#LI-RF1

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal PCIe Logic Design
Principal PCIe Logic Design

Rambus • Hillsboro (OR)

Hybrid
USD 108,000 - 201,000
Base salary
Bonus
Equity
+5
Principal PCIe Logic Design Rambus
Principal PCIe Logic Design Rambus

Semiconductor Engineering • Hillsboro (OR)

Hybrid
USD 140,000 - 220,000
PRINCIPAL PCIE LOGIC DESIGN
PRINCIPAL PCIE LOGIC DESIGN

Semiconductor Engineering • Hillsboro (OR)

On-site
USD 140,000 - 200,000
Technical Director PCIe Controller Architect
Technical Director PCIe Controller Architect

Rambus • San Jose (CA)

Hybrid
USD 190,000 - 352,000
Equity
401(k) matching
Stock purchase plan
+2
Principal Logic Design Engineer
Principal Logic Design Engineer

Rambus • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Competitive compensation package
401(k) matching
Employee stock purchase plan
+2
Technical Director PCIe Controller Architect
Technical Director PCIe Controller Architect

Rambus.com • San Jose (CA)

Hybrid
USD 189,700 - 352,300
Base salary
Bonus
Equity
+2
Principal Logic Design Engineer
Principal Logic Design Engineer

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Bonus
Equity
401(k) matching
+4
PE Logic Design
PE Logic Design

Rambus • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Technical Director PCIe Controller Architect
Technical Director PCIe Controller Architect

Rambus • Hillsboro (OR)

Hybrid
USD 189,000 - 353,000
Competitive compensation package
Comprehensive medical and dental benefits
Employee stock purchase plan
+1
PE Logic Design
PE Logic Design

Rambus.com • Hillsboro (OR)

On-site
USD 127,000 - 237,000
Hybrid work model
Competitive compensation package