Principal PCIe Logic Design

Rambus

Hillsboro (OR)

Hybrid

USD 108,000 - 201,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Base salary
Bonus
Equity
401(k) match
Employee stock purchase plan
Medical and dental benefits
Time-off program
Gym membership

Job summary

Rambus in the United States is seeking a motivated Principal Design Engineer to join the PCIe IP design team. You will contribute to architecture and micro-architecture and implement designs in SystemVerilog, collaborating with an international team.

The role involves prototyping IPs on cutting-edge FPGAs, supporting existing IP generations, and working in a hybrid environment with three onsite days per week. A strong RTL background and Masters/PhD are preferred.

Qualifications

  • RTL coding: Verilog / SystemVerilog.
  • Master's degree or PhD in Electrical Engineering, Computer Engineering or equivalent.
  • 8+ years of experience with RTL Design.
  • Good English skills, communication skills, and willingness to work with an international team.

Responsibilities

  • Contribute to the architecture and micro-architecture of next generation PCIe IP.
  • Implement these designs in System Verilog.
  • Collaborate with the verification team to verify the IPs.
  • Participate in prototyping of the IPs in cutting edge FPGAs.
  • Contribute to support of existing generations of the IPs.

Skills

Verilog/SystemVerilog
RTL Design
English communication
PCIe knowledge

Education

Master's or PhD in Electrical/Computer Engineering

Tools

SystemVerilog
Verilog

Job description

Overview

Rambus, a premier chip and silicon IP provider, is seeking to hire a motivated full-time Principal Design engineer to join our PCIe IP design team. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer. This full-time position will allow the candidate to contribute to the architecture, design of next generation IPs, targeting the latest developments in PCIe standards. This position will also be involved in prototyping these IPs on cutting edge FPGAs. The candidate will work closely with local teams as well as with multi-cultural, multi-national colleagues. Rambus offers a flexible work environment , embracing a hybrid approach for most office-based roles . E mployees are encouraged to spend an average of at least three days per week onsite , allowing for two days of remote work .

Responsibilities
  • Contribute to the architecture and micro-architecture of next generation PCIe IP
  • Implement these designs in System Verilog
  • Collaborate with the verification team to verify the IPs
  • Participate in prototyping of the IPs in cutting edge FPGAs
  • Contribute to support of existing generations of the IPs
Required
  • RTL coding: Verilog / System Verilog
  • Master's degree or PHD in Electrical Engineering, Computer Engineering or equivalent.
  • 8+ years of experience with RTL Design
  • Good English skills, communication skills, and willingness to work with an international team.
Additional Desirable Skills
  • Knowledge of PCIe / CXL
About Rambus

Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow’s systems.

Compensation and Benefits
  • base salary
  • bonus
  • equity
  • matching 401(k)
  • employee stock purchase plan
  • comprehensive medical and dental benefits
  • time-off program
  • gym membership

The US salary range for this full-time position is $108,300 to $201,100.

Our salary ranges are determined by role, level and location. The successful candidate’s starting pay will be determined based on job-related skills, experience, qualifications, work location and market conditions.

At Rambus, we are committed to fostering a workplace where every individual is respected, supported, and empowered to succeed. We value a range of perspectives and experiences that contribute to innovation and collaboration. Our goal is to ensure that all team members have equitable access to opportunities, resources, and a sense of belonging. We believe that a culture of fairness and inclusion helps us all do our best work .

Rambus is proud to be an Equal Employment Opportunity and Affidative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application.

Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.

For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Principal PCIe Logic Design
Principal PCIe Logic Design

Rambus.com • Hillsboro (OR)

Hybrid
USD 108,000 - 201,000
Hybrid work model
Onsite 3 days per week, remote 2 days
Base salary, bonus, equity
+5
Principal PCIe Logic Design Rambus
Principal PCIe Logic Design Rambus

Semiconductor Engineering • Hillsboro (OR)

Hybrid
USD 140,000 - 220,000
Principal Logic Design Engineer
Principal Logic Design Engineer

Rambus • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Competitive compensation package
401(k) matching
Employee stock purchase plan
+2
PRINCIPAL PCIE LOGIC DESIGN
PRINCIPAL PCIE LOGIC DESIGN

Semiconductor Engineering • Hillsboro (OR)

On-site
USD 140,000 - 200,000
Technical Director PCIe Controller Architect
Technical Director PCIe Controller Architect

Rambus • San Jose (CA)

Hybrid
USD 190,000 - 352,000
Equity
401(k) matching
Stock purchase plan
+2
PE Logic Design
PE Logic Design

Rambus • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Technical Director PCIe Controller Architect
Technical Director PCIe Controller Architect

Rambus.com • San Jose (CA)

Hybrid
USD 189,700 - 352,300
Base salary
Bonus
Equity
+2
Principal Logic Design Engineer
Principal Logic Design Engineer

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Bonus
Equity
401(k) matching
+4
Technical Director PCIe Controller Architect
Technical Director PCIe Controller Architect

Rambus • Hillsboro (OR)

Hybrid
USD 189,000 - 353,000
Competitive compensation package
Comprehensive medical and dental benefits
Employee stock purchase plan
+1
Senior PCIe IP Design Lead (RTL/SystemVerilog)
Senior PCIe IP Design Lead (RTL/SystemVerilog)

Rambus • Hillsboro (OR)

Hybrid
USD 108,000 - 201,000
Base salary
Bonus
Equity
+5