Principal Logic Design Engineer - Hybrid Memory Controller

Rambus.com

Hillsboro (OR)

Hybrid

USD 127,000 - 288,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Competitive compensation
Equity
401(k) matching
Medical and dental benefits

Job summary

Rambus, a premier chip and silicon IP provider, seeks a Principal Logic Design Engineer in Hillsboro, Oregon. You will lead RTL design for high-performance memory controllers and define micro-architecture, reporting to the Director of Engineering as an IC contributor.

The role emphasizes deep SystemVerilog/Verilog expertise, collaboration with verification and physical design teams, and a hybrid work model with three onsite days per week. Strong communication is required.

Qualifications

  • 10+ years of logic design experience (ASIC/FPGA) with a BSEE or 8+ years with an MSEE.
  • Strong RTL design expertise in SystemVerilog/Verilog.
  • Experience with simulators such as Questa/Incisive/VCS.
  • Proficient in Python/Perl/TCL scripting and automation.

Responsibilities

  • Own micro-architecture definition and RTL design for schedulers, pipelines and interfaces.
  • Analyze performance, power and area trade-offs with quantitative data.
  • Collaborate with verification to shape tests and improve coverage.
  • Coordinate with physical design to resolve timing and power issues.
  • Debug regression failures and provide RTL fixes as needed.
  • Support FAE and AE teams on pre/post-sales activities.

Skills

SystemVerilog/Verilog RTL design
PPA analysis
Python/Perl/TCL scripting

Education

BSEE
MSEE

Tools

Questa/Incisive/VCS
Verilog/SystemVerilog simulators

Job description

Rambus, a premier chip and silicon IP provider, seeks a Principal Logic Design Engineer in Hillsboro, Oregon. You will lead RTL design for high-performance memory controllers and define micro-architecture, reporting to the Director of Engineering as an IC contributor.

The role emphasizes deep SystemVerilog/Verilog expertise, collaboration with verification and physical design teams, and a hybrid work model with three onsite days per week. Strong communication is required.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Hybrid Logic Design Engineer - Memory Controller IP
Hybrid Logic Design Engineer - Memory Controller IP

Rambus.com • Hillsboro (OR)

Hybrid
USD 86,300 - 160,300
Base salary plus bonus
Equity
401(k) matching
+4
Hybrid Principal Memory Controller RTL Design Engineer
Hybrid Principal Memory Controller RTL Design Engineer

Rambus • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Principal Logic Design Engineer, Memory Controllers
Principal Logic Design Engineer, Memory Controllers

Rambus • Hillsboro (OR)

Hybrid
USD 127,400 - 236,600
Competitive compensation package
401(k) matching
Employee stock purchase plan
+2
Lead Logic Design Engineer, High-Perf Memory
Lead Logic Design Engineer, High-Perf Memory

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,400 - 236,600
Bonus
Equity
401(k) matching
+4
Principal Logic Design Engineer - High-Perf Memory IP Hybrid
Principal Logic Design Engineer - High-Perf Memory IP Hybrid

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Principal DV Engineer – Hybrid (Memory Controller)
Principal DV Engineer – Hybrid (Memory Controller)

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
PE Logic Design
PE Logic Design

Rambus.com • Hillsboro (OR)

On-site
USD 127,000 - 237,000
Principal Logic Design Engineer
Principal Logic Design Engineer

Rambus • Hillsboro (OR)

On-site
USD 127,400 - 236,600
Competitive compensation package
401(k) matching
Employee stock purchase plan
+2
Principal Logic Design Engineer
Principal Logic Design Engineer

Rambus.com • Hillsboro (OR)

On-site
USD 127,400 - 236,600
Bonus
Equity
401(k) matching
+4
Design Verification Principal Engineer
Design Verification Principal Engineer

Rambus.com • Hillsboro (OR)

On-site
USD 127,000 - 237,000