Principal Engineer - Verification

Microchip-Technology

Chandler (AZ)

On-site

USD 150,000 - 190,000

Full time

7 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Microchip Technology Inc. in Chandler, AZ is seeking a Principal Engineer – Verification to lead IP-level verification for dsPIC products using formal verification and UVM testbenches, collaborating with global teams to ensure high-quality results.

You will architect and maintain verification environments, develop SystemVerilog assertions, drive coverage, debug issues, mentor engineers, and push automation using AI/ML to shorten verification cycles, delivering on schedule.

Qualifications

  • Bachelor’s or master’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or related field.
  • 10+ years of functional verification experience.
  • Strong expertise in SystemVerilog, UVM, and formal verification.
  • Experience building IP-level and SoC-level verification environments.
  • Solid RTL design knowledge and ARM/RISC architectures.

Responsibilities

  • Architect, develop, and maintain UVM verification environments and Formal verification environments.
  • Define verification plans and implement constrained-random UVM Testbench and/or Formal Testbench.
  • Develop assertions and coverage in SystemVerilog language, analyze coverage metrics, and drive coverage closure.
  • Debug RTL and testbench issues, perform root cause analysis, and collaborate with design and architecture teams to resolve defects.
  • Collaborate with SoC development teams to integrate IP-level testbenches and tests into SoC-level verification environments.
  • Collaborate with architects, designers, and applications teams to verify IP and product requirements and deliver quality results on schedule.
  • Provide technical support and mentoring to verification engineers and drive projects to completion on schedule.
  • Continuously improve verification methodologies by leveraging AI/ML automation to reduce the cycle time of verification.

Skills

SystemVerilog
UVM
Formal verification
IP-level verification
SoC verification
RTL fundamentals
ARM/RISC architectures
Communication
Mentoring
Constrained-random testing

Education

Bachelor’s or Master’s degree in Electrical/Electronics/Computer Engineering

Job description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc.People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and it’s won us countless awards for diversity and workplace excellence.Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you.Visit our careers page to see what exciting opportunities and company perks await!Job Description:The dsPIC Business Unit is seeking a Principal Engineer – Verification to join our team in Chandler, Arizona. In this role, you will lead IP-level verification for dsPIC products using formal verification and UVM testbenches. You will work closely with cross-functional teams across the USA, India, and other global corporate teams to ensure high-quality verification results and timely project execution.Key ResponsibilitiesArchitect, develop, and maintain UVM verification environments and Formal verification environments.Define verification plans and implement constrained-random UVM Testbench and/or Formal Testbench.Develop assertions and coverage in System Verilog language, analyze coverage metrics, and drive coverage closure.Debug RTL and testbench issues, perform root cause analysis, and collaborate with design and architecture teams to resolve defects.Collaborate with SoC development teams to integrate IP-level testbenches and tests into SoC-level verification environments.Collaborate with architects, designers, and applications teams to verify IP and product requirements and deliver quality results on schedule.Provide technical support and mentoring to verification engineers and drive projects to completion on schedule.Continuously improve verification methodologies by leveraging AI/ML automation to reduce the cycle time of verification.Requirements/Qualifications:Required QualificationsBachelor’s or master’s degree in Electrical Engineering, Electronics Engineering, Computer Engineering, or a related field.Minimum 10+ years of experience in functional verification.Strong expertise in SystemVerilog language, assertions, and UVM methodology.Proven experience building IP-level and SoC-level verification environments using UVM and/or formal verification Testbenches.Excellent understanding of digital design, RTL fundamentals, and ARM/RISC SoC architectures.Strong communication, teamwork, and problem-solving skills.Highly motivated, detail-oriented, and committed to delivering quality results on time.Preferred QualificationsDemonstrated success in mentoring engineers and leading verification efforts across global teams.Experience driving methodology improvements and automation initiatives.Travel Time:0% - 25%Physical Attributes:Hearing, Seeing, Talking, Works Alone, Works Around OthersPhysical Requirements:sitting 90%Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law.For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.To all recruitment agencies: Microchip Technology Inc. does not accept unsolicited agency resumes. Please do not forward resumes to our recruiting team or other Microchip employees. Microchip is not responsible for any fees related to unsolicited resumes.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal Engineer - Verification
Principal Engineer - Verification

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 140,000 - 210,000
Senior Technical Staff Engineer - SOC Verification
Senior Technical Staff Engineer - SOC Verification

Microchip Technology Inc • Chandler (AZ)

On-site
USD 170,000 - 210,000
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

Microchip Technology Inc. • Chandler (AZ), Northern (KY)

On-site
USD 91,000 - 232,000
Principal Engineer-Design
Principal Engineer-Design

Microchip Technology Inc. • Chandler (AZ), Northern (KY)

On-site
USD 75,000 - 232,000
Health benefits from day one
ESPP with 2-year look-back
Retirement savings plan
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

Microchip Technology Inc • Austin (TX)

On-site
USD 91,000 - 232,000
Health benefits starting day one
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits
Retirement savings plans
Quarterly bonus payments
+1
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

Microchip Technology Inc. • Austin (TX)

On-site
USD 91,000 - 232,000
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 91,000 - 232,000
Technical Staff Engineer- Validation
Technical Staff Engineer- Validation

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 110,000 - 140,000
Competitive salary and benefits package
Professional growth opportunities
Flexible work arrangements
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

Microchip Technology Inc. • Roseville (CA)

On-site
USD 91,000 - 232,000
Health benefits from day one
Restricted stock units
ESPP program