Senior Technical Staff Engineer - SOC Verification

FHLB Des Moines

Chandler (AZ)

On-site

USD 170,000 - 210,000

Full time

4 days ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Microchip Technology Inc. is seeking a Senior Technical Staff Engineer to lead verification of next-generation 16/32-bit MCUs. You will architect and drive advanced verification strategies, mentor teams, and influence architecture across programs.

The role focuses on SystemVerilog/UVM-based verification, automation frameworks, and ensuring first-pass silicon success, with opportunities for cross-functional impact and leadership without direct management duties.

Qualifications

  • 12+ years of experience in digital design verification for SoCs or MCUs.
  • Strong expertise in SystemVerilog, UVM, and coverage-driven verification.
  • Hands-on experience verifying complex SoCs containing ARM or similar embedded processors.

Responsibilities

  • Contribute as a senior technical member of a global verification team developing advanced MCU products.
  • Own and execute comprehensive SoC-level verification plans from architecture through tape-out.
  • Drive verification strategy and best practices to enable first-pass silicon success.

Skills

SystemVerilog
UVM
ARM architectures
Python scripting

Education

Bachelor/Master/PhD in EE/CE/CS

Tools

JasperGold
VC Formal

Job description

Are you looking for a unique opportunity to be a part of something great? Want to join a 17,000-member team that works on the technology that powers the world around us? Looking for an atmosphere of trust, empowerment, respect, diversity, and communication? How about an opportunity to own a piece of a multi-billion dollar (with a B!) global organization? We offer all that and more at Microchip Technology Inc. People come to work at Microchip because we help design the technology that runs the world. They stay because our culture supports their growth and stability. They are challenged and driven by an incredible array of products and solutions with unlimited career potential. Microchip’s nationally-recognized Leadership Passage Programs support career growth where we proudly enroll over a thousand people annually. We take pride in our commitment to employee development, values-based decision making, and strong sense of community, driven by our Vision, Mission, and 11 Guiding Values; we affectionately refer to it as the Aggregate System and its won us countless awards for diversity and workplace excellence. Our company is built by dedicated team players who love to challenge the status quo; we did not achieve record revenue and over 30 years of quarterly profitability without a great team dedicated to empowering innovation. People like you. Visit our careers page to see what exciting opportunities and company perks await!

Job Description

Are you passionate about solving complex verification challenges and driving first-pass silicon success for industry-leading microcontrollers? As a Senior Technical Staff Engineer in our dsPIC Microcontroller Business Unit, you will be a key technical leader responsible for ensuring the functional integrity of next-generation 16-bit and 32-bit MCU products. You will architect and execute advanced verification strategies for complex SoCs featuring ARM-based and proprietary processor architectures, while influencing verification methodology, automation, and technical direction across multiple programs. This role is ideal for a highly experienced verification engineer who thrives on deep technical problem solving, enjoys mentoring others, and wants to make a broad impact on product quality and verification excellence.

What You Will Do
  • Contribute as a senior technical member of a global verification team developing advanced microcontroller products.
  • Own and execute comprehensive SoC-level verification plans from architectural specification through tape-out.
  • Serve as a technical leader across projects by driving verification strategy, influencing architectural decisions, and establishing best practices that enable verification excellence and first-pass silicon success.
  • Develop verification environments, reusable testbench components, and stimulus using SystemVerilog and UVM methodologies.
  • Verify complex digital IP and subsystem integrations at block, subsystem, and full-chip levels.
  • Drive RTL, gate-level, and full-chip verification for next-generation microcontroller products.
  • Develop functional safety verification strategies, fault-injection tests, coverage models, and safety metrics.
  • Debug challenging full-chip issues spanning architecture, RTL design, firmware interaction, and verification infrastructure.
  • Define and track coverage goals including functional, code, assertion, and safety coverage to ensure verification completeness.
  • Partner closely with architecture, design, firmware, and validation teams to resolve complex technical issues and improve product quality.
  • Champion verification best practices, reusable methodologies, and automation frameworks that improve productivity, quality, and predictability across projects.
  • Mentor junior engineers and provide technical leadership through design reviews, methodology guidance, and hands-on problem solving.
  • Drive adoption of advanced verification techniques including formal verification, assertion-based verification, automation, and AI-assisted engineering workflows.
Why Join Us

You will work on cutting-edge microcontroller technologies, collaborate with world-class engineering teams, and influence verification strategy for future product generations. This role offers the technical depth of a senior individual contributor position while providing significant impact on architecture, methodology, automation, and engineering excellence across the organization.

Hiring Manager Perspective

The strongest version of this posting positions the candidate as: Technical owner, not a people manager. Verification methodology leader, not just a testbench developer. Automation and AI adopter, not merely a user of verification tools. Mentor and technical influencer, without requiring direct management responsibility. Driver of first-pass silicon success, functional safety, and full-chip verification closure. That combination is designed to appeal to high-caliber Staff and Principal verification engineers.

Requirements / Qualifications
  • BS, MS, or PhD in Electrical Engineering, Computer Engineering, Computer Science, or related discipline.
  • 12+ years of experience in digital design verification with a proven track record of successful SoC or MCU product tape-outs.
  • Strong expertise in SystemVerilog, UVM, and coverage-driven verification methodologies.
  • Hands-on experience verifying complex SoCs containing ARM or comparable embedded processor architectures.
  • Deep understanding of AMBA protocols including AXI, AHB, and APB.
  • Experience developing verification plans, testbenches, checkers, assertions, and coverage models.
  • Strong debugging skills across RTL, simulations, regressions, and full-chip integration environments.
  • Ability to influence technical decisions and collaborate effectively across geographically distributed engineering teams.
  • Excellent communication and technical leadership skills.
Preferred Qualifications
  • Experience with Formal Verification methodologies and tools such as JasperGold or VC Formal.
  • Expertise in gate-level simulations, low-power, and power-aware verification methodologies.
  • Familiarity with functional safety standards and safety verification approaches, including ISO 26262.
  • Experience with fault-injection simulations and functional safety coverage analysis.
  • Strong expertise in verification automation, scripting, and productivity tools (Python, Perl, or similar), with experience leveraging AI-assisted technologies to improve verification quality, accelerate debug, optimize regression efficiency, and drive faster coverage closure.
  • Knowledge of post-silicon validation and alignment between pre-silicon verification and silicon bring-up activities.
  • Exposure to mixed-signal or AMS verification environments.
  • Prior experience providing technical leadership, mentoring engineers, or leading methodology and automation initiatives within a verification organization.
Travel Time

0% - 25%

Physical Attributes
  • Hearing
  • Seeing
  • Talking
  • Works Alone
  • Works Around Others
Physical Requirements

sitting 90%

Microchip Technology Inc is an equal opportunity/affirmative action employer. All qualified applicants will receive consideration for employment without regard to sex, gender identity, sexual orientation, race, color, religion, national origin, disability, protected Veteran status, age, or any other characteristic protected by law. For more information on applicable equal employment regulations, please refer to the Know Your Rights: Workplace Discrimination is Illegal Poster.

At Microchip, employees are our greatest strength. As one of the top performing semiconductor companies in the world, we are led by a set of guiding values and a mission to empower innovation to enhance the human experience. We work tirelessly to create a company culture that highlights how important every employee is to our mission.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Sr. Manager, SOC Verification
Sr. Manager, SOC Verification

Microchip Technology Inc • Chandler (AZ)

On-site
USD 91,000 - 247,000
Health benefits from day one
ESPP with 2-year look-back
RSUs
+1
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

FHLB Des Moines • Chandler (AZ), Northern (KY)

Hybrid
USD 91,000 - 232,000
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

Microchip • Town of Montana (WI)

On-site
USD 91,000 - 232,000
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

Microchip Technology Inc. • San Jose (CA)

On-site
USD 91,000 - 232,000
Health benefits
Retirement savings plans
Quarterly bonus payments
+1
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

Microchip Technology Inc • Austin (TX)

On-site
USD 91,000 - 232,000
Health benefits starting day one
Intern - Engineering (ASIC Verification)
Intern - Engineering (ASIC Verification)

FHLB Des Moines • San Jose (CA)

On-site
USD 54,443,000 - 85,962,000
Senior Engineer II - CAD (Physical Verification)
Senior Engineer II - CAD (Physical Verification)

FHLB Des Moines • Chandler (AZ)

On-site
USD 120,000 - 190,000
Technical Staff Engineer - Verification
Technical Staff Engineer - Verification

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 91,000 - 232,000
Senior Engineer I- Design
Senior Engineer I- Design

Microchip Technology Inc. • Chandler (AZ)

On-site
USD 110,000 - 150,000
Sr Engineer I - Validation (Systems)
Sr Engineer I - Validation (Systems)

FHLB Des Moines • Roseville (CA)

On-site
USD 70,000 - 205,000
Health benefits from day one
Retirement savings plan
Employee stock purchase plan (ESPP)