Principal Digital Design Engineer – AI Connectivity

Asteralabs

San Jose (CA)

On-site

USD 185,000 - 230,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Asteralabs in San Jose, California, is seeking a Principal Digital Design Engineer to architect and implement next-generation digital designs. The role involves driving RTL implementation and collaborating with teams to deliver high-performance connectivity solutions.

The ideal candidate should have over 8 years of experience in developing complex SoC products, particularly in Server and Networking sectors, and possess expertise in protocols such as PCIe and Ethernet. A competitive salary ranging from $185,000 to $230,000 is offered based on experience.

Qualifications

  • 8+ years of hands-on experience developing SoC/silicon products.
  • Experience in Server, Storage, or Networking markets.
  • Production experience with advanced CMOS nodes (≤7nm).

Responsibilities

  • Develop and implement complex digital blocks and subsystems.
  • Collaborate with verification teams to develop test plans.
  • Lead timing closure and Design-for-Test (DFT) features.
  • Facilitate silicon bring-up and debug with post-silicon teams.
  • Mentor junior engineers on technical skills.

Skills

Architecture definition and micro-architecture development
RTL coding
Timing closure and gate-level simulation
Design for test implementation
Expertise in high-speed protocols
Cadence and/or Synopsys digital design flows

Education

Bachelor’s degree in electrical engineering

Tools

Cadence software
Synopsys software

Job description

Asteralabs in San Jose, California, is seeking a Principal Digital Design Engineer to architect and implement next-generation digital designs. The role involves driving RTL implementation and collaborating with teams to deliver high-performance connectivity solutions.

The ideal candidate should have over 8 years of experience in developing complex SoC products, particularly in Server and Networking sectors, and possess expertise in protocols such as PCIe and Ethernet. A competitive salary ranging from $185,000 to $230,000 is offered based on experience.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Principal Digital Design Architect
Senior Principal Digital Design Architect

Asteralabs • San Jose (CA)

On-site
USD 205,000 - 255,000
Discretionary bonus
Incentives
Benefits
Senior Technical Lead: Digital Design for AI Connectivity
Senior Technical Lead: Digital Design for AI Connectivity

Asteralabs • San Jose (CA)

On-site
USD 160,000 - 195,000
Discretionary bonuses
Incentives and benefits
Senior Principal Digital Design Engineer – AI Connectivity
Senior Principal Digital Design Engineer – AI Connectivity

Astera Labs • San Jose (CA)

On-site
USD 205,000 - 255,000
Discretionary bonus
Health benefits
Incentives
Senior Digital Design Engineer: AI Connectivity & SoC
Senior Digital Design Engineer: AI Connectivity & SoC

Asteralabs • San Jose (CA)

Hybrid
USD 160,000 - 195,000
Senior Digital Design Engineer: AI Connectivity & Security
Senior Digital Design Engineer: AI Connectivity & Security

Asteralabs • San Jose (CA)

On-site
USD 135,000 - 195,000
Discretionary bonus
Incentives and benefits
Principal SI/PI Engineer for AI Connectivity
Principal SI/PI Engineer for AI Connectivity

Asteralabs • San Jose (CA)

On-site
USD 203,000 - 250,000
Principal Digital Design Engineer (AI Fabric)
Principal Digital Design Engineer (AI Fabric)

Asteralabs • San Jose (CA)

On-site
USD 185,000 - 230,000
Principal Analog Design Engineer for High-Speed AI Connectivity
Principal Analog Design Engineer for High-Speed AI Connectivity

Astera Labs • San Jose (CA)

On-site
USD 207,000 - 230,000
Principal SerDes/PHY DV Architect for AI Connectivity
Principal SerDes/PHY DV Architect for AI Connectivity

Asteralabs • San Jose (CA)

On-site
USD 207,000 - 230,000
Discretionary bonus
Incentives
Diverse and inclusive work environment
Senior RTL Design Lead for AI Silicon
Senior RTL Design Lead for AI Silicon

Asteralabs • San Jose (CA)

On-site
USD 133,000 - 185,000