Enable job alerts via email!

Principal Design Verification Engineer

Marvell Technology

Santa Clara (CA)

On-site

USD 146,000 - 220,000

Full time

3 days ago
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

A leading company in semiconductor technology seeks a Principal Design Verification Engineer. This role involves developing verification environments and tools for high-speed data transfer circuits used in cutting-edge technology. The ideal candidate will have a strong SoC verification background and be detail-oriented, with a total compensation package including flexible benefits.

Benefits

Flexible time off
401k
Paid time off to volunteer

Qualifications

  • 10+ years related experience or 5-10 years with a Master's degree.
  • Strong background in SoC verification and test bench development.
  • Effective interpersonal and teamwork skills required.

Responsibilities

  • Develop the architecture for a functional verification environment.
  • Write a verification test plan using random techniques.
  • Verify boot code and maintain tools for multi-core SoCs.

Skills

SoC verification
test bench development
UVM
System Verilog
C/C++
DPI

Education

Bachelor’s degree in Computer Science, Electrical Engineering
Master’s degree in Computer Science, Electrical Engineering

Job description

Join to apply for the Principal Design Verification Engineer role at Marvell Technology

5 days ago Be among the first 25 applicants

Join to apply for the Principal Design Verification Engineer role at Marvell Technology

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your Impact

Marvell Custom Solutions develops cutting-edge solutions for large AI, cloud data center, and telecom customers. The SoCs encompass best-in-class performance, advanced die-to-die and packaging technology, and optimized low-power techniques.As part of the Marvell Data Center Design Verification Team, you will verify all of the circuitry that goes inside our chips for the general market and for specific customers. These chips use highly advanced technology to facilitate data transfers at high speeds, and you will help verify that each design meets our customers’ specifications whether they’re a major hyperscaler company or telecom organization, etc.

What You Can Expect

In this role, you will develop the architecture for a functional verification environment, including reference models and bus-functional monitors and drivers and contribute to the methodology behind such development.

Activities May Include

  • Writing a verification test plan using random techniques and coverage analysis and working with designers to ensure it is complete.
  • Developing tests and tuning the environment to achieve coverage goals. Debugging failures and working with designers to resolve issues.
  • Verifying boot code and architecting, developing, and maintaining tools to streamline the design of state-of-the-art multi-core SoCs.
  • Transforming the requirements from the engineering teams into software tools that are both easy to use and scalable within a highly parallel compute environment.
  • Unit and regression testing of software tools.

What We're Looking For

  • Bachelor’s degree in Computer Science, Electrical Engineering or related fields and 10+ years of related professional experience. OR Master’s degree in Computer Science, Electrical Engineering or related fields with 5-10 years of experience.
  • Strong background in SoC verification and test bench development using UVM, System Verilog, C/C++, and DPI.
  • Strong verification skills, understanding of methodology (object oriented programming, white-box/black-box, directed/random testing, coverage, gate-level simulations, data structure).
  • Must have effective interpersonal and teamwork skills.
  • Participate in problem solving and quality improvement activities.
  • Demonstrate initiative and a bias for thoughtful action.
  • Grounded, detail-oriented, always backs up ideas with facts.
  • Must have the ability to define problems, issues and opportunities, analyze data, establish facts, and draw valid conclusions from various datasets.

Other Skills

  • Diligent, detail-oriented, and willing to take initiative and handle assignments with minimal supervision.
  • Requires the ability to accept and work with differing opinions.
  • Cannot be a close-minded developer.
  • Must be able to learn on the fly and work in a fast-paced environment.

Expected Base Pay Range (USD)

146,850 - 220,000, $ per annum

The successful candidate’s starting base pay will be determined based on job-related skills, experience, qualifications, work location and market conditions. The expected base pay range for this role may be modified based on market conditions.

Additional Compensation And Benefit Elements

At Marvell, we offer a total compensation package with a base, bonus and equity.Health and financial wellbeing are part of the package. That means flexible time off, 401k, plus a year-end shutdown, floating holidays, paid time off to volunteer. Have a question about our benefits packages - health or financial? Ask your recruiter during the interview process.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

Any applicant who requires a reasonable accommodation during the selection process should contact Marvell HR Helpdesk at TAOps@marvell.com.

Seniority level
  • Seniority level
    Mid-Senior level
Employment type
  • Employment type
    Full-time
Job function
  • Job function
    Engineering and Information Technology
  • Industries
    Semiconductor Manufacturing

Referrals increase your chances of interviewing at Marvell Technology by 2x

Sign in to set job alerts for “Design Verification Engineer” roles.

San Jose, CA $149,600.00-$214,100.00 1 week ago

Design Verification Engineer (University Grad)

Sunnyvale, CA $114,000.00-$133,000.00 2 weeks ago

Senior Principal Design Verification Engineer
Application Specific Integrated Circuit Design Engineer
Physical Design and Verification Engineer

San Jose, CA $144,345.00-$257,336.00 1 week ago

Senior ASIC Design Verification Engineer (Hardware)

Mountain View, CA $132,000.00-$189,000.00 2 weeks ago

Sunnyvale, CA $114,000.00-$166,000.00 11 hours ago

Sunnyvale, CA $114,000.00-$166,000.00 3 weeks ago

Analog/Mixed-Signal Verification Engineer

San Jose, CA $110,000.00-$300,000.00 1 month ago

Santa Clara, CA $138,452.00-$190,100.00 4 days ago

San Jose, CA $149,600.00-$214,100.00 2 weeks ago

Cupertino, CA $104,000.00-$212,200.00 10 hours ago

ASIC Design Verification I (Full Time) United States

San Jose, CA $92,500.00-$115,500.00 4 days ago

San Jose, CA $78,000.00-$131,000.00 1 week ago

Santa Clara, CA $96,000.00-$184,000.00 10 hours ago

Sunnyvale, CA $114,000.00-$166,000.00 2 weeks ago

CPU Verification Engineer (Multiple Locations)

Santa Clara, CA $139,000.00-$234,500.00 12 hours ago

Santa Clara, CA $108,000.00-$212,750.00 10 hours ago

Sunnyvale, CA $142,000.00-$203,000.00 2 weeks ago

Design Verification Engineer (Fulltime role only)
ML Hardware Architecture Modeling and Co-design Engineer

Sunnyvale, CA $132,000.00-$189,000.00 1 week ago

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Principal Design Verification Engineer

Davita Inc.

Santa Clara

On-site

USD 146.000 - 220.000

3 days ago
Be an early applicant

Lead Design Verification Engineer

SQL Pager LLC

San Jose

On-site

USD 100.000 - 150.000

3 days ago
Be an early applicant

Lead Mixed Signal Design Verification Engineer

Chipright

Remote

USD 110.000 - 150.000

3 days ago
Be an early applicant

Senior Principal Design Verification Engineer

Marvell Technology

Santa Clara

On-site

USD 168.000 - 253.000

4 days ago
Be an early applicant

Senior Principal Emulation Design Verification Engineer

Ampere

Santa Clara

On-site

USD 169.000 - 283.000

2 days ago
Be an early applicant

Senior Principal Design Verification Engineer

Davita Inc.

Santa Clara

On-site

USD 168.000 - 253.000

3 days ago
Be an early applicant

Principal Design Verification Engineer - Memory Interface Chips

Rambus, Inc.

San Jose

Hybrid

USD 145.000 - 270.000

30+ days ago

Sr.Staff SoC Lead design verification Engineer

Qualcomm

Santa Clara

On-site

USD 120.000 - 180.000

30+ days ago

Principal CPU Design Verification Engineer

Ventana Micro Systems Inc.

Cupertino

On-site

USD 115.000 - 225.000

30+ days ago