Principal AI-Optimized Memory Layout Architect

Micron Technology

Folsom (CA)

On-site

USD 85,755 - 168,067

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Medical, dental, and vision plans
Paid time-off program
Paid family leave

Job summary

Micron Technology in Folsom, California is seeking a skilled individual to design and develop critical analog, mixed-signal, and custom digital blocks. You will work on next-generation architectures, integrating full chip designs while performing thorough layout verification.

This position requires a Bachelor's or Master's in a relevant field, with extensive hands-on experience in DRAM layout. The salary range for this full-time position is estimated at $62.25 - $122.00 per hour, complemented by benefits and a robust paid time-off program.

Qualifications

  • Demonstrated knowledge in layout design, particularly with critical DRAM blocks.
  • Extensive hands-on layout experience.
  • Solid understanding of layout impacts such as speed, capacitance, power, and area.

Responsibilities

  • Design and develop critical analog and mixed-signal blocks.
  • Drive exploratory layout processes for next-generation architectures.
  • Integrate full chip designs and perform layout verification.

Skills

Analog layout fundamentals
DRAM block layout
Communication skills
Layout verification
Collaboration across domains

Education

Bachelor's or Master's in Computer Science/Engineering or equivalent

Tools

Cadence VLE/VXL
Mentor Graphics Calibre DRC/LVS

Job description

Micron Technology in Folsom, California is seeking a skilled individual to design and develop critical analog, mixed-signal, and custom digital blocks. You will work on next-generation architectures, integrating full chip designs while performing thorough layout verification.

This position requires a Bachelor's or Master's in a relevant field, with extensive hands-on experience in DRAM layout. The salary range for this full-time position is estimated at $62.25 - $122.00 per hour, complemented by benefits and a robust paid time-off program.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Principal DRAM Layout Designer - AI-Optimized Memory
Principal DRAM Layout Designer - AI-Optimized Memory

Micron Technology, Inc • Richardson (TX)

On-site
USD 85,755 - 168,067
Medical, dental, and vision plans
Robust paid time-off program
Paid family leave
Principal Layout Designer, Next-generation HBM Architecture
Principal Layout Designer, Next-generation HBM Architecture

Micron Technology • Folsom (CA)

On-site
USD 85,755 - 168,067
Medical, dental, and vision plans
Paid time-off program
Paid family leave
Staff DRAM Design Engineer — AI-Driven Memory Innovation
Staff DRAM Design Engineer — AI-Driven Memory Innovation

Micron Technology, Inc • Boise (ID)

On-site
USD 120,000 - 180,000
Medical, dental and vision plans
Paid time off and holidays
Equal opportunity employer
Principal Layout Designer, Next-generation HBM Architecture
Principal Layout Designer, Next-generation HBM Architecture

Micron Technology, Inc • Richardson (TX)

On-site
USD 100,564 - 168,067
AI‑Optimized Memory Architect for SoC
AI‑Optimized Memory Architect for SoC

1000 Micron Technology, Inc. • Folsom (CA)

On-site
USD 177,000 - 309,000
Choice of medical, dental and vision plans
Paid family leave
Robust paid time-off program
Staff/Principal Layout Designer, AI-Optimized Memory Richardson, Texas, United States of Americ[...]
Staff/Principal Layout Designer, AI-Optimized Memory Richardson, Texas, United States of Americ[...]

Micron Technology, Inc • Richardson (TX)

On-site
USD 85,755 - 168,067
Medical, dental, and vision plans
Robust paid time-off program
Paid family leave
Memory IC Layout & Mask Design Engineer
Memory IC Layout & Mask Design Engineer

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 190,000
Medical, dental and vision plans
Paid time-off and holidays
Income protection and family leave
Block-Level Layout Engineer — Memory Tech Impact
Block-Level Layout Engineer — Memory Tech Impact

Micron • Boise (ID)

On-site
USD 110,000 - 160,000
Medical plans
Dental plans
Vision plans
+2
Staff GenAI Engineer: AI-Driven Memory Design Optimization
Staff GenAI Engineer: AI-Driven Memory Design Optimization

Micron • San Jose (CA)

On-site
USD 170,000 - 290,000
Medical, dental & vision plans
Paid time off and holidays
MTS, AI Optimized Memory Digital Design Engineer
MTS, AI Optimized Memory Digital Design Engineer

Micron Technology • Richardson (TX)

On-site
USD 175,000 - 309,000
Medical, dental and vision plans
Paid time off and holidays
Equity/bonuses