Physical Design Signoff Engineer

Apple

Austin (TX)

Vor Ort

USD 190.000 - 240.000

Vollzeit

vor 19 Stunden
Sei unter den ersten Bewerbenden

Erhalte eine Antwort von diesem Arbeitgeber

Dein Lebenslauf und dein Anschreiben, genau auf das zugeschnitten, was gesucht wird.

Schaffe es an den ATS-Filtern vorbei

Zusammenfassung

Apple, Inc. is seeking a Physical Design Signoff Engineer to lead the final verification stage of SOC design within the Hardware Tech group. You will own signoff closure for blocks and full-chip designs, coordinating with design and CAD teams to ensure silicon is production-ready.

The role involves defining signoff criteria across timing, power, and integrity, driving signoff reviews, and building automation and dashboards to support verification and throughput under tape-out pressure.

Qualifikationen

  • BS in Computer Science or related field with 10+ years of relevant industry experience
  • Proficient in Python, Perl or Tcl

Aufgaben

  • Own signoff closure for blocks and full-chip designs.
  • Drive signoff reviews with design teams through readiness assessment, closure of open items, and alignment of methodology across groups.
  • Develop and maintain the signoff checks, scripts, automation, and dashboards used for verification and metric tracking.

Kenntnisse

Python
Perl
Tcl

Ausbildung

B.S. in Computer Science or related field

Tools

Cadence Innovus
Synopsys ICC2 / Fusion Compiler
PrimeTime
Tempus

Jobbeschreibung

We're seeking a Physical Design Signoff Engineer to join our team and drive the final verification stage of SOC design across Apple's Hardware Tech group. Signoff is the critical last checkpoint before tapeout, where designs are validated against manufacturing, timing, and power criteria. In this role, you'll own signoff closure for blocks and full-chip designs, working closely with design and CAD teams to make sure silicon is ready for production.

Description

The Physical Design Signoff Engineer will define and own the signoff criteria for PD/PNR designs across static timing analysis, signal integrity, EMIR, and clock construction and simulation, and will drive signoff reviews with design teams through readiness assessment, closure of open items, and alignment of methodology across groups. We are looking for a rigorous, self-driven engineer with deep physical design expertise, a team player who pays a high level of attention to detail, communicates clearly with designers under tape-out pressure, and is equally comfortable debugging a timing or IR drop violation and setting the bar that determines when a block is done. The role requires developing and maintaining the signoff checks, scripts, automation, and dashboards used for verification and metric tracking, enabling and supporting design teams on that signoff infrastructure, and performing flow signoff to verify that CAD flows are generating correct results. You'll partner cross-functionally with PNR design, CAD, Technology, and Power teams to keep methodology consistent and grounded in what the technology and tools can deliver.

Minimum Qualifications
  • BS in Computer Science or related field with 10+ years of relevant industry experience
Preferred Qualifications
  • Proficient in programming using Python, Perl or Tcl
  • Hands-on experience with industry PNR and timing tools such as Cadence Innovus, Synopsys ICC2 / Fusion Compiler, PrimeTime, or Tempus
  • Experience taking block-level or chip-level designs through physical implementation and signoff closure on production silicon
  • Experience in timing closure, signal integrity, low-power design techniques, and clock-tree construction
  • Excellent communication skills and ability to collaborate across design, CAD, and technology teams
  • Understanding of tradeoffs to meet PPA (power, performance, area) targets, and experience defining implementation recipes to improve PPA

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.

oder ziehe deine Datei hierhin.

Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

Physical Design Sign-off Engineer
Physical Design Sign-off Engineer

Apple Inc. • Austin (TX)

Vor Ort
USD 150.000 - 230.000
Physical Design Methodology CAD Engineer
Physical Design Methodology CAD Engineer

Apple Inc. • Sunnyvale (CA)

Vor Ort
USD 140.000 - 190.000
Senior SoC Physical Design & Verification Engineer
Senior SoC Physical Design & Verification Engineer

Apple Inc. • Beaverton (OR)

Vor Ort
USD 130.000 - 160.000
Physical Design Methodology CAD Engineer
Physical Design Methodology CAD Engineer

Apple Inc. • Beaverton (OR)

Vor Ort
USD 130.000 - 170.000
CAD Engineer - EMIR Signoff
CAD Engineer - EMIR Signoff

Apple, Inc. • Austin (TX)

Vor Ort
USD 160.000 - 230.000
CAD Engineer – EMIR Signoff
CAD Engineer – EMIR Signoff

Apple Inc. • Austin (TX)

Vor Ort
USD 180.000 - 260.000
SoC Physical Design Engineer, Top Level
SoC Physical Design Engineer, Top Level

Apple Inc. • Beaverton (OR)

Vor Ort
USD 180.000 - 240.000
Physical Design Engineer
Physical Design Engineer

Apple • Cupertino (CA)

Vor Ort
USD 126.800 - 190.900
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and free services
+1
Lead Physical Design Signoff Engineer
Lead Physical Design Signoff Engineer

Apple, Inc. • Austin (TX)

Vor Ort
USD 190.000 - 240.000
SoC Physical Design Engineer - Power Delivery
SoC Physical Design Engineer - Power Delivery

Apple Inc. • San Jose (CA)

Vor Ort
USD 150.400 - 277.600