CAD Engineer – EMIR Signoff

Apple Inc.

Austin (TX)

On-site

USD 180,000 - 260,000

Full time

9 days ago
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Apple Inc. seeks a seasoned Signoff Engineer to verify complex mixed-signal designs before tapeout. Lead signoff for IR, EM, and power analyses, while driving AI/ML–assisted flow improvements and enabling cross-team collaboration across Design and CAD groups.

The role emphasizes defining early signoff requirements, hands-on analysis, and supporting front-line requests to ensure robust silicon. Five-figure to six-figure compensation targeted.

Qualifications

  • BS in Electrical Engineering or related field required.
  • 10+ years of industry experience preferred.
  • Experience with mixed-signal verification and signoff.
  • Experience CAD and EMIR analysis at transistor/gate level.

Responsibilities

  • Define and refine signoff methodologies across gate and transistor levels.
  • Ensure signoff criteria are met before tapeout.
  • Collaborate with Design, CAD and Technology teams to validate EDA flows.
  • Provide frontline enablement, enhancement and debug support.
  • Support AI/ML/LLM-driven signoff data analysis and flow automation.

Skills

EMIR analysis
CAD flows
Python scripting
AI/ML in EDA
CMOS analog
LLM tools

Education

BS in EE or related field

Tools

Redhawk
Voltus
Totem

Job description

Do you love building elegant solutions to highly complex challenges? Do you believe every detail matters? As part of our Silicon Technologies group, you’ll help design and manufacture Apple’s next-generation, high-performance, power-efficient system-on-chip (SoC) processors — the technology that lets Apple products and services handle everything our customers love doing with their devices, seamlessly and efficiently.

Description

As a Signoff Engineer, you’ll ensure that all necessary verification and analysis work is completed on complex mixed-signal designs prior to tapeout. In this highly visible role on our advanced Signoff CAD team, you’ll work on state-of-the-art designs and apply hands-on experience in power/EMIR analysis to develop, define, and refine signoff methodologies at both the gate and transistor level. This includes, but isn’t limited to, signoff for functional static/dynamic IR analysis, scan-mode IVD analysis, package model handling, power EM analysis, signal EM, power switch modeling, and IP reuse. Our team is also evolving how we approach signoff itself — increasingly exploring AI/ML and LLM-driven techniques to accelerate analysis, automate flow debugging, and surface anomalies earlier in the design cycle. You’ll help define signoff requirements early in the project lifecycle, partner with Design, CAD, and Technology teams to confirm EDA flows and tools are set up and running correctly, and ensure all signoff criteria are met by project close. You’ll also interface directly with design groups, providing frontline support for enablement, enhancement, and debug requests.

Minimum Qualifications
  • Minimum requirement of BS and 10+ years of relevant industry experience
Preferred Qualifications
  • Experience in CAD, EMIR analysis, or related circuit design roles
  • Solid understanding of circuit design principles and EMIR analysis at the transistor and gate level, across multiple modes (static and dynamic)
  • In-depth knowledge of industry-leading tools such as Redhawk, Voltus, and Totem
  • Experience in simulation and power analysis to verify circuit performance
  • Strong understanding of CAD flows
  • Proficiency in scripting/programming languages (Perl and Python)
  • Excellent communication and collaboration skills
  • Experience developing CMOS analog and mixed-signal designs
  • Experience applying AI/ML or LLM-based tools to EDA flow automation, anomaly detection, or signoff data analysis

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

CAD Engineer - EMIR Signoff
CAD Engineer - EMIR Signoff

Apple Inc. • Austin (TX)

On-site
USD 160,000 - 230,000
CAD Engineer - EMIR Signoff
CAD Engineer - EMIR Signoff

Apple Inc. • Austin (TX)

On-site
USD 185,000 - 278,000
Employee stock plans
Discretionary bonuses
Relocation assistance
CAD Engineer - EMIR Signoff
CAD Engineer - EMIR Signoff

Apple Inc. • Austin (TX)

On-site
USD 216,000 - 325,000
Stock programs
Employee stock purchase plan
Medical and dental coverage
+2
CAD Engineer - Custom EMIR Methodology
CAD Engineer - Custom EMIR Methodology

Apple Inc. • Sunnyvale (CA)

On-site
USD 170,000 - 210,000
CAD Engineer - Signoff Infrastructure
CAD Engineer - Signoff Infrastructure

Apple Inc. • Cupertino (CA)

On-site
USD 140,000 - 200,000
CAD Engineer - Signoff Infrastructure
CAD Engineer - Signoff Infrastructure

Apple Inc. • Austin (TX), Northern (KY)

On-site
USD 110,000 - 150,000
Senior CAD Automation and Mixed-Signal Simulation Engineer
Senior CAD Automation and Mixed-Signal Simulation Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 180,000 - 220,000
FE RTL Infrastructure - CAD Engineer
FE RTL Infrastructure - CAD Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 140,000 - 200,000
CAD Engineer – Design Verification Methodology
CAD Engineer – Design Verification Methodology

Apple Inc. • Austin (TX)

On-site
USD 90,000 - 120,000
VLSI CAD Engineer
VLSI CAD Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 150,000 - 190,000