Package Design Engineer - Staff

Qualcomm

San Diego (CA)

Presencial

USD 160 000 - 240 000

Tempo integral

há 41 horas
Torna-te num dos primeiros candidatos

Uma candidatura completa num minuto

Currículo e carta de apresentação personalizados, prontos a enviar.

Ultrapassa os filtros ATS

Resumo da oferta

Qualcomm Technologies, Inc. is seeking a packaging design expert to own advanced package selection and SIP layout for SoCs. You will drive DV, tape-out readiness, and collaborate across teams to optimize mechanical, electrical, and thermal performance.

The role requires strong Cadence/SiP tooling experience, knowledge of high-speed interfaces, and familiarity with multiple package configurations. A Master's degree in EE with 5+ years of experience is preferred, with opportunities for growth in a

Qualificações

  • Master's degree in electrical engineering with 5+ years of experience.
  • Fundamentals in electrical, material, thermal, or mechanical engineering fields.
  • Familiar with package configurations (Flip chip BGA, 2.5D/3D Interposer).
  • Experience with Cadence Allegro platform tools (PCB Editor, APD/SiP).
  • Knowledge of SI/PI tools (XtractIM, PowerSI, HFSS, Q3D).
  • Understanding substrate manufacturing process and design rules.

Responsabilidades

  • Own and drive advanced package selection and optimization.
  • Package/SIP physical design, layout, DV, and tape out.
  • Collaborate to optimize mechanical, electrical, and thermal performance.
  • Implement physical design of packages and modules for SoC.
  • Interface with groups on feasibility analysis, design, and selection.
  • Develop verification and automation strategies for package design flows.
  • Optimize package pin out and ensure SI/PI compliance.

Conhecimentos

Cadence APD
SiP design
Siemens Xpedition
Constraint Manager
Signal integrity basics
Package design fundamentals

Formação académica

Master's degree in Electrical Engineering

Ferramentas

Cadence Allegro
APD/SiP tools
Xpedition
Calibre

Descrição da oferta de emprego

Company

Qualcomm Technologies, Inc.

Job Area

Engineering Group, Engineering Group > Packaging Engineering

General Summary

Qualcomm Data Center team is developing High performance, Energy efficient server solution for data center applications. We are looking for highly talented, innovative, teamwork-oriented individuals for our cutting-edge technology work!

Role And Responsibilities
  • Own and drive advanced package selection, new generation product package structure, and configuration optimization.
  • Responsible for Package/SIP physical design and layout, optimization, DV, and tape out.
  • Work with multi-functional teams to achieve optimized mechanical, electrical, and thermal performance for various types of chips.
  • Implement the physical design of packages and modules for SoC.
  • Interface and coordinate with multi-functional groups throughout Qualcomm on new product package/SiP feasibility analysis, design, and selection.
  • Define and develop design verification and automation strategy to strengthen and streamline package design and release flows.
  • Work multi-functionally to optimize package pin out.
  • Ensure package design is optimized with SI/PI requirements.
  • Drive methodology, innovations, and efficiency improvements in package design together with vendors and developers on feature development and bug resolution.
  • Explore, evaluate, and develop new CAD tools, design, and verification flow.
  • Partner with BU PD team to optimize chip Floorplan and bump placement and optimize the package size.
Skills
  • Proficient in Cadence APD & SiP and/or Siemens Xpedition Package Designer (xPD).
  • Familiar in using Constraint Manager in Package design tool for setting up DFM rules and electrical rules
  • Experience in using in-line DRC checking, DFM verification, Electrical Rule Checking (ERC) preferred.
  • Basic knowledge in signal-integrity for high-speed IO interfaces, transmission line & electromagnetic field theory.
  • Knowledge of IC packaging structures, chip-package, and package-board interaction.
  • Basic knowledge of electronic packaging process and typical failure modes preferred.
Preferred Qualifications
  • Master's degree in electrical engineering, mechanical engineering, material science, or related fields with 5+ years of experience.
  • Proven fundamentals in electrical, material, thermal, or mechanical engineering fields.
  • Familiarity with various sophisticated package configurations and assembly/substrate technology (Flip chip BGA, 2.5D/3D Interposer, etc.).
  • Experience in package design and proficiency in Cadence Allegro platform tools (PCB Editor, Advanced Package Designer, APD/SiP).
  • Basic understanding of some SI/PI tools (XtractIM, PowerSI, HFSS, Q3D, etc.), package model extraction, S-parameters, and RLGC model.
  • Basic knowledge of substrate manufacturing process, structure, design rules, and material properties.
  • Proven understanding of high-speed interfaces, including DDR, PCIe, UCIE, etc.
  • Experience with Calibre tool and package design reviews.
  • Knowledge of high-speed layout constraints (crosstalk mitigation, differential pairs).
  • Solid understanding of Design Rules Check and Design for Manufacturing.
EEO Employer

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay Range And Other Compensation & Benefits

$160,200.00 - $240,200.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales-incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play. Your recruiter will be happy to discuss all that Qualcomm has to offer – and you can review more details about our US benefits at this link.

Obtém a tua avaliação gratuita e confidencial do currículo.

ou arrasta e larga o ficheiro aqui.

Similar jobs

Ofertas semelhantes que vale a pena comparar

Package Design Engineer - Staff San Diego, California, United States of America Packaging Engineering Posted a day ago
Package Design Engineer - Staff San Diego, California, United States of America Packaging Engineering Posted a day ago

QUALCOMM, Inc. • San Diego (CA)

Presencial
USD 160 000 - 240 000
Annual bonus
RSU grants
Benefits package
Package Design Engineer - Staff Santa Clara, California, United States of America + 1 more Pack[...]
Package Design Engineer - Staff Santa Clara, California, United States of America + 1 more Pack[...]

Qualcomm • Santa Clara (CA)

Presencial
USD 154 000 - 252 800
Package Design Engineer – Principal Engineer
Package Design Engineer – Principal Engineer

QUALCOMM, Inc. • San Diego (CA)

Presencial
USD 210 000 - 315 000
Packaging SIPI Engineer, Sr. Staff
Packaging SIPI Engineer, Sr. Staff

QUALCOMM, Inc. • San Diego (CA)

Presencial
USD 192 000 - 288 000
RSU grants
Annual bonus
Comprehensive benefits
Packaging SIPI Engineer, Sr. Staff
Packaging SIPI Engineer, Sr. Staff

Qualcomm • San Diego (CA)

Presencial
USD 180 400 - 270 600
Sr RF Electromagnetic (EM) Engineer
Sr RF Electromagnetic (EM) Engineer

QUALCOMM, Inc. • San Diego (CA)

Presencial
USD 134 000 - 201 000
Principal IC Packaging Engineer
Principal IC Packaging Engineer

QUALCOMM, Inc. • San Diego (CA)

Presencial
USD 201 600 - 302 400
Competitive salary
Annual discretionary bonus
RSU grants
+1
Packaging SIPI Engineer, Principal Engineer San Diego, California, United States of America Packaging Engineering
Packaging SIPI Engineer, Principal Engineer San Diego, California, United States of America Packaging Engineering

Qualcomm • San Diego (CA)

Presencial
USD 202 000 - 302 000
Packaging SIPI Engineer, Principal Engineer
Packaging SIPI Engineer, Principal Engineer

Qualcomm • San Diego (CA)

Presencial
USD 202 000 - 302 000
SIPI Engineer, Sr.
SIPI Engineer, Sr.

QUALCOMM, Inc. • San Diego (CA)

Presencial
USD 134 000 - 201 000