Package Assembly Process Development Integration Engineer

Intel Corporation

Phoenix, Northern (AZ, KY)

On-site

USD 89,000 - 171,000

Full time

6 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Competitive pay with stock bonuses
Comprehensive health, retirement and 0
Vacation benefits

Job summary

Intel Corporation in the United States (Arizona, Phoenix) seeks a Process Integration and Yield Engineer to drive technology transfer and optimize manufacturing processes. You will define process integration roadmaps and workflows, leveraging data-driven insights to enhance product quality and yield, while collaborating across a networked organization.

The role is part of the Assembly Package Test Manufacturing (APTM) group, focused on developing packaging strategies.

Qualifications

  • Bachelor’s degree with 3+ years of experience in semiconductor, manufacturing or advanced packaging.
  • Master’s degree with 2+ years of experience in engineering.
  • PhD in Engineering with 1+ year of experience acceptable in related fields.

Responsibilities

  • Manage development and baseline data collection activities for TV and Products.
  • Key contact for process level issues within package assembly.
  • Manage DOE plans and data collection supporting technology development, die-package interactions, yield improvement, and design rule validation.
  • Manage substrates and materials to meet forecasted costs and schedule.
  • Engage with stakeholders to deliver holistic solutions to problems.
  • Develop solutions using statistical knowledge and problem-solving tools.
  • Achieve timely results by working across organizational boundaries with an innovative culture.

Skills

Exceptional communication skills
Collaboration
Proactive problem-solving
Attention to detail

Education

Bachelor’s degree in Engineering
Master’s degree in Engineering
PhD in Engineering

Tools

CSAM
Xray
XPS
FTIR
SEM
EDX

Job description

As a Process Integration and Yield Engineer at Intel, you will play a pivotal role in driving technology transfer and optimizing manufacturing processes. You will define process integration roadmaps, establish workflows, and ensure continuous improvement. By leveraging data-driven insights and collaborating with stakeholders, your work will directly contribute to enhancing product quality, yield, and overall operational excellence.

The Assembly Package Test Manufacturing (APTM) organization owns a fundamental and fast-growing portion of Intel's foundry business. In addition to traditional product types, we drive Intel's advanced packaging strategy.

Package Assembly Process Development Integration Engineer role

You will be part of the Arizona Package Assembly Development Integration team within APTM owning development activities and running working groups and task forces to address key risks for key Intel Advanced Packaging Programs.

Key Responsibilities
  • Manage development and baseline data collection activities (for TV and Products).
  • Key contact for process level issues within package assembly.
  • Manage DOE plans and data collection activities that support key technology development areas related to die-package interactions, process flow development and qualification, yield improvement, process spec validation, design rule validation, identify and implement cost effective wafer level / assembly / substrate solutions that enable a robust die-package process and architecture.
  • Manage substrates and materials to meet forecasted costs and schedule.
  • Engage and work closely with stakeholders to deliver holistic solutions to the problems.
  • Develop solutions to problems utilizing statistical knowledge and problem-solving tools.
  • Achieve timely results by working across organizational boundaries, fostering an inclusive and innovative culture.
Behavioral Traits
  • Exceptional communication skills.
  • Collaboration.
  • Innovative thinking.
  • Attention to detail.
  • Proactive problem-solving.
  • Curiosity and continuous learning.
  • Make technical decisions and provide technical direction.
  • Effectively work in a highly networked, cross organization role.
  • Exhibit strong team building and influencing skills.
Minimum Qualifications
  • Bachelor’s degree with 3+ years of experience, OR Master’s Degree with 2+ years of experience, OR PhD degree in Engineering with 1+ years of experience.
  • The experience listed above should be in any of the following: Semiconductor experience, Manufacturing experience, Advance assembly packaging experience.
Preferred Qualifications
  • 3+ years of experience in the following: Focus on fundamental understanding of advanced packaging process development.
  • Knowledge of Package Assembly NPI methodology, DOE and statistical process control.
  • Knowledge of characterization techniques such as CSAM, Xray, XPS, FTIR, SEM, EDX.
  • Experience in package design, assembly process interaction is a plus.
Job Type: College Grad

Shift: Shift 1 (United States of America)

Primary Location

US, Arizona, Phoenix

Additional Locations

None

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

N/A

Benefits
  • We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation.
  • Find out more about the benefits of working at Intel.
Annual Salary Range for jobs which could be performed in the US

$89,010.00-170,630.00 USD

The range displayed on this job posting reflects the minimum and maximum target compensation for the position across all US locations. Within the range, individual pay is determined by work location and additional factors, including job-related skills, experience, and relevant education or training.

Your recruiter can share more about the specific compensation range for your preferred location during the hiring process.

Work Model for this Role

This role will require an on-site presence.

Additional Information
  • Intel is committed to Responsible Business Alliance (RBA) compliance and ethical hiring practices.
  • We do not charge any fees during our hiring process.
  • Candidates should never be required to pay recruitment fees, medical examination fees, or any other charges as a condition of employment.
  • If you are asked to pay any fees during our hiring process, please report this immediately to your recruiter.

Intel’s official careers website.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Package Assembly Process Development Integration Engineer
Package Assembly Process Development Integration Engineer

Intel Corporation • Chandler (AZ)

On-site
USD 89,000 - 171,000
Stock bonuses
Health benefits
Retirement plan
+1
TD Media and Collaterals Development Engineer
TD Media and Collaterals Development Engineer

Intel • Phoenix (AZ)

On-site
USD 85,000 - 120,000
Packaging Equipment Development Group Lead
Packaging Equipment Development Group Lead

Intel Corporation • Phoenix (AZ)

On-site
USD 181,000 - 255,000
Competitive pay
Stock bonuses
Health insurance
+2
Module Engineering - Day Shift 5 or 7
Module Engineering - Day Shift 5 or 7

Intel • Phoenix (AZ)

On-site
USD 85,000 - 163,000
Packaging Module Equipment Development Engineer
Packaging Module Equipment Development Engineer

Intel • Phoenix (AZ)

On-site
USD 115,000 - 220,000
Process Integration, Yield and Defect Reduction Engineering Lead
Process Integration, Yield and Defect Reduction Engineering Lead

Intel Corporation • Albuquerque (NM), Northern (KY)

Hybrid
USD 141,000 - 199,000
EMIB-T Substrate Program Integrator
EMIB-T Substrate Program Integrator

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 89,000 - 171,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior Process Integration Development Engineer
Senior Process Integration Development Engineer

Intel • Santa Clara (CA)

Hybrid
USD 134,000 - 255,000
Hybrid work model
Competitive compensation
Senior Process Integration Development Engineer
Senior Process Integration Development Engineer

Intel • Hillsboro (OR)

Hybrid
USD 134,000 - 255,000
Module Development Engineer
Module Development Engineer

Intel Corporation • Hillsboro (OR), Northern (KY)

On-site
USD 115,000 - 163,000
Stock bonuses
Health benefits
Retirement plan
+1