Nanoscale DRAM Design Engineer | DTCO Innovator

NanoHelp

Boise (ID)

On-site

USD 90,000 - 120,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Benefits offered by this job

Medical, dental, and vision coverage options
Paid family leave
Robust paid time-off programs
Income protection and retirement plans
Opportunities for career growth in nanotechnology-driven semiconductor design

Job summary

A leading semiconductor company in Boise, Idaho, is seeking a Design Engineer to join their DRAM Design & Technology Co-Optimization team. This role involves developing and optimizing nanoscale DRAM circuit designs, collaborating across teams, and contributing to innovations in memory technology. Candidates should have a Master's in Electrical Engineering or Applied Physics and experience in CMOS design and memory analysis. Comprehensive benefits and career growth opportunities are offered.

Qualifications

  • Strong knowledge of CMOS circuit design and device physics at the nanoscale.
  • Familiarity with DRAM process technology and I/O design.
  • Proficiency in industry-standard simulation tools.

Responsibilities

  • Develop and evaluate circuit and block-level metrics predictive of product-level PPA.
  • Optimize nanoscale circuit layout for performance, power, and area efficiency.
  • Drive innovation in future DRAM generations.

Skills

CMOS circuit design
Device physics
Scripting (Python, Tcl, Perl)
Memory design
Communication skills
Problem-solving skills

Education

Bachelor’s or Master’s in Electrical Engineering or Applied Physics

Tools

Hspice
Finesim
Verilog

Job description

A leading semiconductor company in Boise, Idaho, is seeking a Design Engineer to join their DRAM Design & Technology Co-Optimization team. This role involves developing and optimizing nanoscale DRAM circuit designs, collaborating across teams, and contributing to innovations in memory technology. Candidates should have a Master's in Electrical Engineering or Applied Physics and experience in CMOS design and memory analysis. Comprehensive benefits and career growth opportunities are offered.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

3D DRAM Process Integration Engineer — Innovate Memory Tech
3D DRAM Process Integration Engineer — Innovate Memory Tech

Micron Technology, Inc. • Boise (ID)

On-site
USD 90,000 - 120,000
Medical, dental and vision plans
Paid time-off program
Paid family leave
Principal DRAM Design Architect Circuits & Validation
Principal DRAM Design Architect Circuits & Validation

Micron Technology • Boise (ID)

On-site
USD 100,000 - 120,000
Medical, dental, and vision plans
Paid time-off program
Paid holidays
Senior DRAM Systems Architect - Memory System Innovator
Senior DRAM Systems Architect - Memory System Innovator

Micron Technology, Inc • Boise (ID)

On-site
USD 177,000 - 387,000
Medical, dental, and vision plans
Paid time-off and holidays
Paid family leave
Impactful DRAM Design Engineer — Principal
Impactful DRAM Design Engineer — Principal

Micron Technology • Boise (ID)

On-site
USD 150,000 - 230,000
Relocation assistance
Principal DRAM Design Engineer — Lead & Innovate (Boise)
Principal DRAM Design Engineer — Lead & Innovate (Boise)

Micron Technology, Inc • Boise (ID)

Hybrid
USD 180,000 - 240,000
Relocation assistance
Lead DRAM Memory Design Architect
Lead DRAM Memory Design Architect

Micron Technology • Boise (ID)

On-site
USD 75,000 - 105,000
Medical, dental, and vision plans
Paid family leave
Paid time-off program
Senior DRAM Design Engineer & Memory Innovation Leader
Senior DRAM Design Engineer & Memory Innovation Leader

Micron Technology • Boise (ID)

On-site
USD 110,000 - 170,000
Relocation support
Staff DRAM Design Engineer — Own Next-Gen Memory Circuits
Staff DRAM Design Engineer — Own Next-Gen Memory Circuits

Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 160,000
Senior DRAM Design Engineer - Innovative Memory Architect
Senior DRAM Design Engineer - Innovative Memory Architect

Micron Technology, Inc • Boise (ID)

On-site
USD 120,000 - 190,000
Relocation support may be available
Medical, dental and vision plans
Paid time off and holidays
Senior DRAM Design Engineer: Next-Gen Memory Innovator
Senior DRAM Design Engineer: Next-Gen Memory Innovator

Micron Technology, Inc • Boise (ID)

On-site
USD 140,000 - 200,000