Impactful DRAM Design Engineer — Principal

Micron Technology

Boise (ID)

On-site

USD 150,000 - 230,000

Full time

2 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Relocation assistance

Job summary

Micron Technology in Boise, Idaho is seeking a Semiconductor Design Engineer (Principal / Senior Member of Technical Staff) to design and optimize next-generation DRAM products. You will collaborate with global teams to balance performance, power, reliability, and cost while mentoring other engineers.

Responsibilities include designing digital and analog circuits, leading simulation and silicon validation, and driving floor-planning and layout.

Qualifications

  • Bachelor's degree in Electrical Engineering or related field; MSEE with 10+ years or BSEE with 12+ years preferred.
  • Proven knowledge of CMOS circuit design, device physics, state machines, and verification methodologies.
  • Experience with Verilog modeling, simulation tools, and PDN analysis.
  • Proficiency in Python, Tcl, or Perl scripting.
  • Strong analytical and collaborative skills.

Responsibilities

  • Design and optimize digital and analog circuits for next-generation DRAM products, including memory arrays, control logic, datapaths, address decoding, and I/O circuitry.
  • Lead circuit development, simulation, verification, and silicon validation to meet performance, power, area, and reliability targets.
  • Drive floor-planning, layout optimization, parasitic analysis, and tape-out activities.
  • Advance AI-assisted design flows through collaboration with partners.
  • Provide technical leadership and mentoring to engineers.

Skills

CMOS circuit design
Device physics
State machine logic
Design verification methodologies
Verilog modeling
Python scripting
Tcl scripting
Perl scripting
Analytical thinking

Education

Bachelor's degree in Electrical Engineering
Master's degree in Electrical Engineering
PhD in Electrical Engineering

Tools

Verilog
HSPICE
FINESIM
Spice/PDN analysis tools

Job description

Micron Technology in Boise, Idaho is seeking a Semiconductor Design Engineer (Principal / Senior Member of Technical Staff) to design and optimize next-generation DRAM products. You will collaborate with global teams to balance performance, power, reliability, and cost while mentoring other engineers.

Responsibilities include designing digital and analog circuits, leading simulation and silicon validation, and driving floor-planning and layout.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior DRAM Design Engineer - Innovative Memory Architect
Senior DRAM Design Engineer - Innovative Memory Architect

Micron Technology, Inc • Boise (ID)

On-site
USD 120,000 - 190,000
Relocation support may be available
Medical, dental and vision plans
Paid time off and holidays
Senior DRAM Memory Design Engineer | AI-Driven Innovation
Senior DRAM Memory Design Engineer | AI-Driven Innovation

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 170,000 - 210,000
Medical, Dental, Vision
Paid time off
Relocation assistance
Principal DRAM Design Engineer — Lead & Innovate (Boise)
Principal DRAM Design Engineer — Lead & Innovate (Boise)

Micron Technology, Inc • Boise (ID)

Hybrid
USD 180,000 - 240,000
Relocation assistance
Principal DRAM Design Architect Circuits & Validation
Principal DRAM Design Architect Circuits & Validation

Micron Technology • Boise (ID)

On-site
USD 100,000 - 120,000
Medical, dental, and vision plans
Paid time-off program
Paid holidays
Senior DRAM Design Engineer & Memory Innovation Leader
Senior DRAM Design Engineer & Memory Innovation Leader

Micron Technology • Boise (ID)

On-site
USD 110,000 - 170,000
Relocation support
Senior DRAM Design Architect
Senior DRAM Design Architect

Micron Memory Malaysia Sdn Bhd • Boise (ID)

On-site
USD 110,000 - 160,000
Medical, dental and vision plans
Paid time off
Paid holidays
Principal DRAM Design Engineer - Shape Next-Gen Memory
Principal DRAM Design Engineer - Shape Next-Gen Memory

Micron Technology, Inc • Boise (ID)

On-site
USD 95,000 - 130,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
Principal DRAM Architect & System Innovation Lead
Principal DRAM Architect & System Innovation Lead

Micron Technology, Inc • Boise (ID)

On-site
USD 120,000 - 150,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
Staff DRAM Design Engineer — Own Next-Gen Memory Circuits
Staff DRAM Design Engineer — Own Next-Gen Memory Circuits

Micron Technology, Inc. • Boise (ID)

On-site
USD 120,000 - 160,000
Staff DRAM Design Engineer — Lead Memory Circuits
Staff DRAM Design Engineer — Lead Memory Circuits

Micron Technology • Boise (ID)

On-site
USD 120,000 - 180,000