MTS Validation Engineer — DDR5 Memory & Debug (Hybrid)

Rambus.com

San Jose (CA)

Hybrid

USD 120,000 - 180,000

Full time

12 days ago
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Rambus, a leader in memory interface chips, seeks an experienced applications engineer with DRAM and failure analysis expertise to support international customers in Korea and across Asia. Analyze and debug complex issues involving DRAM, DIMMs, servers and BIOS interactions.

Responsibilities include validating new chip designs, assisting with DDR5 server memory interface validation, collecting signal integrity data, and preparing failure analyses and reports.

Qualifications

  • BS degree in Electrical Engineering or related field.
  • Experience with DDR4/DDR5 DIMMs in servers.
  • Strong English and Korean communication skills.
  • Willingness to travel internationally for customer support.
  • Proficient in SA/EA or root-cause analysis methods.

Responsibilities

  • Analyze and debug complex DRAM and memory interface issues.
  • Validate new chip designs and qualify customer designs.
  • Assist with validation of DDR5 server memory interfaces.
  • Collect and analyze signal integrity data at system level.
  • Prepare failure analyses and 8D reports.
  • Communicate technical updates to customers and teams.
  • Create datasheets, user guides, and application notes.

Skills

DDR4/DDR5 memory
Signal integrity
Server BIOS debugging
I2C/I3C interfaces
Scripting languages
English & Korean
Travel flexibility
Root-cause analysis

Education

BS in Electrical Engineering

Tools

Oscilloscopes
ATE testers
Server platform debugging tools

Job description

Rambus, a leader in memory interface chips, seeks an experienced applications engineer with DRAM and failure analysis expertise to support international customers in Korea and across Asia. Analyze and debug complex issues involving DRAM, DIMMs, servers and BIOS interactions.

Responsibilities include validating new chip designs, assisting with DDR5 server memory interface validation, collecting signal integrity data, and preparing failure analyses and reports.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

MTS Applications/Validation Engineering
MTS Applications/Validation Engineering

Rambus.com • San Jose (CA)

Hybrid
USD 120,000 - 180,000
Senior Apps Engineer, DDR4/DDR5 Memory & Failure Analysis
Senior Apps Engineer, DDR4/DDR5 Memory & Failure Analysis

Semiconductor Engineering • San Jose (CA), Northern (KY)

Hybrid
USD 150,000 - 200,000
Senior Principal DRAM Applications & Validation Engineer
Senior Principal DRAM Applications & Validation Engineer

Rambus • San Jose (CA)

Hybrid
USD 180,000 - 240,000
Hybrid work model
Competitive compensation package
Senior Principal DDR4/DDR5 Memory Validation Engineer
Senior Principal DDR4/DDR5 Memory Validation Engineer

Rambus.com • San Jose (CA)

Hybrid
USD 180,000 - 240,000
Equity
Employee benefits
Sr Principal Apps Engineer - DRAM/DDR5 Validation (Hybrid)
Sr Principal Apps Engineer - DRAM/DDR5 Validation (Hybrid)

Rambus • San Jose (CA)

Hybrid
USD 158,000 - 293,000
Hybrid work model
Sr Principal DRAM Applications Engineer – DDR4/DDR5 & Failure Analysis
Sr Principal DRAM Applications Engineer – DDR4/DDR5 & Failure Analysis

Semiconductor Engineering • San Jose (CA)

On-site
USD 180,000 - 240,000
Lead MTS Applications Engineer – DDR5 & I2C Validation
Lead MTS Applications Engineer – DDR5 & I2C Validation

Rambus • San Jose (CA)

Hybrid
USD 117,000 - 168,000
Bonus
Equity
401(k) matching
+3
SPE Applications/Validation Engineering Rambus
SPE Applications/Validation Engineering Rambus

Semiconductor Engineering • San Jose (CA), Northern (KY)

Hybrid
USD 150,000 - 200,000
Sr Principal Applications/Validation Engineering
Sr Principal Applications/Validation Engineering

Rambus.com • San Jose (CA)

On-site
USD 180,000 - 240,000
Equity
Employee benefits
SPE APPLICATIONS/VALIDATION ENGINEERING
SPE APPLICATIONS/VALIDATION ENGINEERING

Semiconductor Engineering • San Jose (CA)

On-site
USD 180,000 - 240,000