Sr Principal DRAM Applications Engineer – DDR4/DDR5 & Failure Analysis

Semiconductor Engineering

San Jose (CA)

On-site

USD 180,000 - 240,000

Full time

19 hours ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Rambus, a premier chip and silicon IP provider, is seeking an exceptional Sr Principal Applications Engineer with DRAM and failure analysis expertise to analyze and debug complex issues involving DRAM, memory interface chips, DIMM, server and BIOS operation. You will support international customers of Rambus DDR4 and DDR5 memory interface chips.

Join a team of brilliant inventors and engineers to develop products that make data faster and safer, with opportunities to collaborate across Korea and

Qualifications

  • Experience analyzing DRAM and memory interfaces.
  • Strong debugging and failure analysis skills.
  • Experience with DIMM, servers and BIOS operation.
  • Ability to support international customers on DDR4/DDR5.

Responsibilities

  • Analyze and debug DRAM-related issues.
  • Support Rambus DDR4/DDR5 memory interface products.
  • Assist customers in Korea and Asia with technical inquiries.
  • Collaborate with engineering teams to resolve complex failures.

Skills

DRAM expertise
Failure analysis
Memory interface analysis
Server/BIOS operation
Debugging complex issues

Job description

Rambus, a premier chip and silicon IP provider, is seeking an exceptional Sr Principal Applications Engineer with DRAM and failure analysis expertise to analyze and debug complex issues involving DRAM, memory interface chips, DIMM, server and BIOS operation. You will support international customers of Rambus DDR4 and DDR5 memory interface chips.

Join a team of brilliant inventors and engineers to develop products that make data faster and safer, with opportunities to collaborate across Korea and

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Apps Engineer, DDR4/DDR5 Memory & Failure Analysis
Senior Apps Engineer, DDR4/DDR5 Memory & Failure Analysis

Semiconductor Engineering • San Jose (CA), Northern (KY)

Hybrid
USD 150,000 - 200,000
Senior Principal DRAM Applications & Validation Engineer
Senior Principal DRAM Applications & Validation Engineer

Rambus • San Jose (CA)

Hybrid
USD 180,000 - 240,000
Hybrid work model
Competitive compensation package
SPE Applications/Validation Engineering Rambus
SPE Applications/Validation Engineering Rambus

Semiconductor Engineering • San Jose (CA), Northern (KY)

Hybrid
USD 150,000 - 200,000
Senior Principal DDR4/DDR5 Memory Validation Engineer
Senior Principal DDR4/DDR5 Memory Validation Engineer

Rambus.com • San Jose (CA)

Hybrid
USD 180,000 - 240,000
Equity
Employee benefits
Sr Principal Applications/Validation Engineering
Sr Principal Applications/Validation Engineering

Rambus.com • San Jose (CA)

Hybrid
USD 180,000 - 240,000
Equity
Employee benefits
Sr Principal Applications/Validation Engineering
Sr Principal Applications/Validation Engineering

Rambus • San Jose (CA)

Hybrid
USD 180,000 - 240,000
Hybrid work model
Competitive compensation package
SPE APPLICATIONS/VALIDATION ENGINEERING
SPE APPLICATIONS/VALIDATION ENGINEERING

Semiconductor Engineering • San Jose (CA)

On-site
USD 180,000 - 240,000
SPE Applications/Validation Engineering
SPE Applications/Validation Engineering

Rambus • San Jose (CA)

Hybrid
USD 157,000 - 293,000
Flexible work environment
Competitive compensation package
Diversity and Inclusion initiatives
Senior Principal DRAM Applications & Validation Engineer
Senior Principal DRAM Applications & Validation Engineer

Rambus • San Jose (CA)

Hybrid
USD 157,000 - 293,000
Flexible work environment
Competitive compensation package
Diversity and Inclusion initiatives
Memory Subsystem Architect: DDR6/HBM & High-Speed PHY
Memory Subsystem Architect: DDR6/HBM & High-Speed PHY

Rambus.com • San Jose (CA)

Hybrid
USD 180,000 - 334,000