Turn this role into an interview — a resume and cover letter built around what this employer wants.
Ambarella is seeking a candidate to join the Mixed Signal team to design, validate and characterize analog IP blocks for SOC. You will work with senior circuit designers on PLL, DLL, SERDES, high-speed IO and data converters for sub-14nm processes, gaining exposure to a broad range of circuit technologies.
Strong fundamentals in analog IC design and knowledge of digital logic including Verilog are required; MS or PhD in EE with possible consideration for summer interns is expected.
As a member of the Mixed Signal team,the candidate will work with senior circuit designers in the design, validation and characterization of mixed signal and analog IP blocks for SOC. The IPs include PLL, DLL, SERDES, high speed IO and data converters, etc. for sub-14nm technologies. The candidate will have exposure to a broad range of circuit and technologies.