Memory System Designer and Place and Route Engineer

Broadcom

Austin (TX)

On-site

USD 110,000 - 176,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Annual bonus
Equity grants
401(k) with company matching
Employee stock purchase program (ESPP)
Paid holidays and vacation

Job summary

Broadcom seeks an energetic design engineer to join the Central Engineering Group and drive memory subsystem design. The role focuses on architecture, RTL implementation, and physical design for large memory blocks in a fast-paced environment.

Minimum 8 years in the field and a B.S. in Electrical Engineering are required. Strong Verilog, Python scripting, and proficiency with STA/DRC/EM/IR tools are essential for design closure and project success.

Qualifications

  • Must have a Bachelor in Electrical Engineering.
  • Typically requires a minimum of 8 years of relevant experience.
  • Strong Verilog RTL coding and memory subsystem design experience.
  • Proficient in placing and routing and design closure (timing, DRC, LVS).
  • Proficient in Python scripting and automation for design flows.

Responsibilities

  • Architect and design memory subsystems.
  • Implement RTL of subsystem designs.
  • Place and route (physical design).
  • Design closure: timing, DRC, LVS, EM/IR, etc.
  • Gate netlist synthesis.

Skills

Memory subsystem design
Verilog RTL coding
Place & route
Design closure (timing, DRC, LVS)
Python scripting
Synthesis tools
STA/DRC/EM/IR tools
Logical equivalency checks
Memory behavior understanding
Automation scripting
Communication & leadership

Education

Bachelor's degree in Electrical Engineering

Tools

Synthesis tools
STA/DRC/EM/IR tools
Place & Route tools

Job description

USA-TX-Austin - River Place B7

Full time

R027237

Job Description:

We are looking for an energetic and passionate design engineer to join our Central Engineering Group and be part of a memory subsystem design team responsible for the development of large memory blocks and subsystems. Typically requires a minimum of 8 years of relevant experience and a Bachelor in Electrical Engineering.

Job Responsibilities
  • Architect and design memory subsystems

  • Implement RTL of subsystem designs

  • Place and route (physical design)

  • Design closure: timing, DRC, LVS, EM/IR, etc.

  • Gate netlist synthesis

Skill Set Required
  • Strong design skills

  • Ability to write and debug Verilog RTL code

  • Place and route expertise

  • Proficient in running STA, DRC, EM/IR tools, and attaining design closure

  • Ability to code in Python

  • Good understanding of synthesis tools and running synthesis

  • Capable of running and debugging logical equivalency checkers

  • Familiar with memory behavior

  • Proficient in writing automation scripts, and tools savvy

  • Good communication, interpersonal, and leadership skills

  • Motivated, self-driven, and good at multitasking

Compensation and Benefits

The annual base salary range for this position is USD 109,700.00 To USD 175,500.00

As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

Welcome! Thank you for your interest in Broadcom!

We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.

For more information please visit our video library (http://www.broadcom.com/videos) and check out our Connected by Broadcom (https://www.broadcom.com/support/resources/video-webinar-library?channel=5c9658f7c1d34eca91c6cc16178e5b1b&video=7d72b04ea50046a394e682fab640ce20) series.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Memory System Designer and Place and Route Engineer
Memory System Designer and Place and Route Engineer

Broadcom Inc. • Austin (TX)

On-site
USD 110,000 - 176,000
Medical, dental, vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+3
Memory System Designer and Place and Route Engineer
Memory System Designer and Place and Route Engineer

Broadcom Inc. • Mendota Heights (MN)

Hybrid
USD 110,000 - 176,000
Staff Memory Circuit Design Engineer
Staff Memory Circuit Design Engineer

Broadcom Inc. • Mendota Heights (MN)

On-site
USD 105,000 - 176,000
Medical, dental and vision plans
401(k) with company matching
ESPP
+1
# AI/ML Silicon Accelerator Memory Architect
# AI/ML Silicon Accelerator Memory Architect

Broadcom • San Jose (CA)

On-site
USD 200,000 - 320,000
Discretionary annual bonus
Equity grants
401(k) matching
Memory Subsystem Architect & P&R Engineer
Memory Subsystem Architect & P&R Engineer

Broadcom Inc. • Mendota Heights (MN)

Hybrid
USD 110,000 - 176,000
RTL IC Design Engineer
RTL IC Design Engineer

Broadcom • Colorado Springs (CO)

On-site
USD 120,000 - 180,000
Discretionary annual bonus
Equity grants and annual equity awards
Medical, dental and vision plans
+2
# AI/ML Silicon Accelerator Memory Architect
# AI/ML Silicon Accelerator Memory Architect

8224 Avago Technologies Wireless (U.S.A.) Manufacturing LLC • San Jose (CA)

On-site
USD 200,000 - 320,000
Medical plans
401K match
ESPP
IC Design Engineer (STA/ Synthesis)
IC Design Engineer (STA/ Synthesis)

Broadcom • San Jose (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+3
Design Engineer - STA
Design Engineer - STA

Broadcom Inc. • Fort Collins (CO)

On-site
USD 129,000 - 207,000
Medical, dental and vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Infrastructure AI/ML Engineer for Memory Design, Characterization, and Yield Optimization
Infrastructure AI/ML Engineer for Memory Design, Characterization, and Yield Optimization

Broadcom Inc. • Austin (TX)

On-site
USD 151,000 - 241,000
Discretionary annual bonus
Equity grants
Comprehensive benefits