Memory System Designer and Place and Route Engineer

Broadcom Inc.

Austin (TX)

On-site

USD 110,000 - 176,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Medical, dental, vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
Paid holidays
Sick leave and vacation time

Job summary

Broadcom Inc. is seeking an experienced design engineer to join the Central Engineering Group for memory subsystem development. You will design memory blocks, implement RTL, and drive timing and physical design closure.

The role requires strong Verilog, RTL, place-and-route, and scripting skills, with leadership and collaboration across teams. Eligible for bonus and equity awards as part of compensation.

Qualifications

  • Typically requires a minimum of 8 years of relevant experience and a Bachelor's in Electrical Engineering.
  • Experience writing and debugging Verilog RTL code.
  • Proven ability to design memory subsystems and optimize timing through closure.
  • Familiarity with physical design flow and tooling.

Responsibilities

  • Architect and design memory subsystems and blocks.
  • Implement RTL of subsystem designs.
  • Perform place and route (physical design).
  • Lead design closure: timing, DRC, LVS, EM/IR.
  • Conduct gate netlist synthesis.

Skills

Verilog RTL
Place & Route
Python
Synthesis Tools
STA/DRC/EM-IR
Memory Subsystems
Automation Scripting
Leadership Skills
Communication Skills

Education

Bachelor's degree in Electrical Engineering

Tools

STA/DRC/EM-IR tools
Place & Route tools
Synthesis tools

Job description

Job Description

We are looking for an energetic and passionate design engineer to join our Central Engineering Group and be part of a memory subsystem design team responsible for the development of large memory blocks and subsystems. Typically requires a minimum of 8 years of relevant experience and a Bachelor in Electrical Engineering.

Job Responsibilities
  • Architect and design memory subsystems
  • Implement RTL of subsystem designs
  • Place and route (physical design)
  • Design closure: timing, DRC, LVS, EM/IR, etc.
  • Gate netlist synthesis
Skill Set Required
  • Strong design skills
  • Ability to write and debug Verilog RTL code
  • Place and route expertise
  • Proficient in running STA, DRC, EM/IR tools, and attaining design closure
  • Ability to code in Python
  • Good understanding of synthesis tools and running synthesis
  • Capable of running and debugging logical equivalency checkers
  • Familiar with memory behavior
  • Proficient in writing automation scripts, and tools savvy
  • Good communication, interpersonal, and leadership skills
  • Motivated, self-driven, and good at multitasking
Compensation and Benefits

The annual base salary range for this position is USD 109,700.00 To USD 175,500.00. As a valued member of our team, you'll be eligible for a discretionary annual bonus and the opportunity to receive not only a competitive new hire equity grant, but also annual equity awards, connecting your success directly to the company's growth. All subject to relevant plan documents and award agreements.

Broadcom offers a competitive and comprehensive benefits package:

  • Medical, dental and vision plans
  • 401(K) participation including company matching
  • Employee Stock Purchase Program (ESPP)
  • Employee Assistance Program (EAP)
  • company paid holidays
  • paid sick leave and vacation time

Broadcom follows all applicable laws for Paid Family Leave and other leaves of absence.

Broadcom is proud to be an equal opportunity employer. We will consider qualified applicants without regard to race, color, creed, religion, sex, sexual orientation, national origin, citizenship, disability status, medical condition, pregnancy, protected veteran status or any other characteristic protected by federal, state, or local law. We will also consider qualified applicants with arrest and conviction records consistent with local law.

If you are located outside USA, please be sure to fill out a home address as this will be used for future correspondence.

About Us

We are a global technology leader that designs, develops and supplies a broad range of semiconductor and infrastructure software solutions.

For more information please visit our video library and check out our Connected by Broadcom series. Follow us on Linked In Broadcom Inc.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Staff Memory Circuit Design Engineer
Staff Memory Circuit Design Engineer

Broadcom Inc. • Mendota Heights (MN)

On-site
USD 105,000 - 176,000
Medical, dental and vision plans
401(k) with company matching
ESPP
+1
Memory System Designer and Place and Route Engineer
Memory System Designer and Place and Route Engineer

Broadcom Inc. • Mendota Heights (MN)

Hybrid
USD 110,000 - 176,000
Infrastructure AI/ML Engineer for Memory Design, Characterization, and Yield Optimization
Infrastructure AI/ML Engineer for Memory Design, Characterization, and Yield Optimization

Broadcom Inc. • Austin (TX)

On-site
USD 151,000 - 241,000
Discretionary annual bonus
Equity grants
Comprehensive benefits
Design Engineer - STA
Design Engineer - STA

Broadcom Inc. • Fort Collins (CO)

On-site
USD 129,000 - 207,000
Medical, dental and vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Digital Design RTL Engineer
Digital Design RTL Engineer

Broadcom Inc. • Fort Collins (CO)

On-site
USD 101,000 - 162,000
Medical plans
Dental plan
Vision plan
+5
Design Implementation Engineer
Design Implementation Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 122,000 - 195,000
Medical, dental & vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
Analog and Mixed-Signal IC Design Engineer
Analog and Mixed-Signal IC Design Engineer

Broadcom Inc. • Fort Collins (CO)

On-site
USD 110,000 - 176,000
Medical, dental, vision
401(k) match
Employee Stock Purchase Program (ESPP)
+2
Memory Subsystem Architect & Physical Design Lead
Memory Subsystem Architect & Physical Design Lead

Broadcom Inc. • Austin (TX)

On-site
USD 110,000 - 176,000
Medical, dental, vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+3
R&D IC Design Engineer
R&D IC Design Engineer

Broadcom Inc. • San Jose (CA)

On-site
USD 180,000 - 240,000
Medical, dental and vision plans
401(K) with company matching
ESPP
+3
R&D IC Design Engineer
R&D IC Design Engineer

Broadcom Inc. • Irvine (CA)

On-site
USD 160,000 - 210,000
Medical/dental/vision
401(k) with company match
ESPP
+3