Memory Circuit Design Engineer

Broadcom

Mendota Heights (MN)

On-site

USD 91,000 - 146,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Discretionary annual bonus
Equity plan
Medical/dental/vision benefits

Job summary

BroadcomMemory Circuit Design Engineer in Mendota Heights, MN is seeking an energetic engineer to join our Central Engineering Group and contribute to memory compilers and custom macros on cutting-edge process technology.

You will analyze architectures, design blocks at gate/transistor level, simulate circuits, and manage layout integration. A BS in EE with 5+ years in memory or digital circuits is required, with strong scripting and collaboration skills.

Qualifications

  • BS in Electrical Engineering and 5+ years of related experience.
  • Experience with memory compilers or memory design projects.
  • Knowledge of transistor-level circuit behavior and device physics.
  • Familiarity with test setups, silicon testing and debugging is a plus.

Responsibilities

  • Analyze memory architectures and highlight tradeoffs.
  • Design and build memory blocks at gate or transistor level.
  • Simulate and analyze circuit designs with transistor-level simulators.
  • Extract layout and perform post-layout simulations and verification.
  • Floorplan physical implementation and leafcell layout integration.
  • Integrate characterization flow to extract timing and power information.
  • Develop scripts to automate characterization flow and verification.
  • Specify and verify memory models and timing diagrams.
  • Document design specifications and silicon-to-model correlations.
  • Support silicon debugging and test planning.

Skills

Memory compilers
Custom digital circuits
Transistor-level behavior
Signal integrity
DFT schemes
Automation scripting
Simulation tooling
Communication skills
Multi-tasking

Education

BS in Electrical Engineering

Job description

Memory Circuit Design Engineer
Job Description

We are looking for energetic and passionate memory design engineers to join our Central Engineering Group and be part of an elite memory team responsible for the development of memory compilers and custom macros of all types on the bleeding edge of process technology.

Available Job Responsibilities
  • Analyze different memory architectures and highlight the tradeoffs
  • Design and build memory or circuit blocks at the gate or transistor level
  • Simulate and analyze the circuit design using transistor level simulators
  • Extract the layout and perform post-layout simulations and verification
  • Floorplan physical implementation and leafcell layout integration to build the physical macro
  • Integrate characterization flow to extract timing and power information
  • Develop scripts to automate characterization flow, simulations, and verification
  • Specify and verify various behavioral and physical memory models
  • Document the design specifications, behavioral description, and timing diagrams
  • Specify silicon test plan and correlate silicon to simulation data
  • Help debug silicon issues
Skillset Required
  • Knowledge in development of memory compilers or custom digital circuits of all types; SRAMs, Register-files, Multi-ports, ROM, etc…
  • Good understanding of transistor level circuit behavior and device physics
  • Good understanding of signal integrity, EM/IR, and reliability analysis
  • Understanding of memory behavioral and physical models
  • Understanding of DFT schemes and chip level integration
  • Familiarity with test setups, silicon testing and debug is a plus
  • Proficient in running simulators, writing automation scripts, and are tools savvy
  • Good communication, interpersonal, and leadership skills
  • Motivated, self-driven and good at multi-tasking
Qualifications

Requires a BS in Electrical Engineering and 5+ years of related experience

Compensation And Benefits

The annual base salary range for this position is $91,000 - $146,000

  • This position is also eligible for a discretionary annual bonus in accordance with relevant plan documents, and equity in accordance with equity plan documents and equity award agreements.
  • Broadcom offers a competitive and comprehensive benefits package: Medical, dental and vision plans, 401(K) participation including company matching, Employee Stock Purchase Program (ESPP), Employee Assistance Program (EAP), company paid holidays, paid sick leave and vacation time. The company follows all applicable laws for Paid Family Leave and other leaves of absence.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Memory Circuit Design Engineer
Memory Circuit Design Engineer

Broadcom Inc. • Mendota Heights (MN)

On-site
USD 91,000 - 146,000
Medical, dental, and vision plans
401(k) participation with company matching
Employee Stock Purchase Program
+2
Staff Memory Circuit Design Engineer
Staff Memory Circuit Design Engineer

Broadcom Inc. • Irvine (CA)

On-site
USD 108,000 - 173,000
Medical, dental and vision plans
401(K) participation including company matching
Employee Stock Purchase Program (ESPP)
+3
Staff Memory Circuit Design Engineer
Staff Memory Circuit Design Engineer

Broadcom Inc. • Mendota Heights (MN)

On-site
USD 105,000 - 176,000
Medical, dental and vision plans
401(k) with company matching
ESPP
+1
Staff Memory Circuit Design Engineer
Staff Memory Circuit Design Engineer

Broadcom • Mendota Heights (MN)

On-site
USD 120,000 - 180,000
Memory Silicon Validation Engineer
Memory Silicon Validation Engineer

Broadcom • Mendota Heights (MN)

On-site
USD 110,000 - 176,000
Discretionary annual bonus
Equity grant and annual equity awards
401(k) with company match
+3
Memory Circuit Design Engineer
Memory Circuit Design Engineer

Intel • Phoenix (AZ)

Hybrid
USD 122,000 - 233,000
Competitive pay
Stock bonuses
Health, retirement, and vacation benefits
Senior Memory Circuit Design Engineer
Senior Memory Circuit Design Engineer

Broadcom Inc. • Mendota Heights (MN)

On-site
USD 105,000 - 176,000
Medical, dental and vision plans
401(k) with company matching
ESPP
+1
Memory Circuit Design Engineer
Memory Circuit Design Engineer

Intel • Santa Clara (CA)

Hybrid
USD 122,000 - 233,000
Competitive pay
Stock bonuses
Health benefits
+2
Memory Circuit Design Engineer — Build & Optimize Memory Macros
Memory Circuit Design Engineer — Build & Optimize Memory Macros

Broadcom • Mendota Heights (MN)

On-site
USD 91,000 - 146,000
Discretionary annual bonus
Equity plan
Medical/dental/vision benefits
Memory Silicon Validation Engineer
Memory Silicon Validation Engineer

Socket.dev • Mendota Heights (MN)

On-site
USD 110,000 - 176,000
Medical, dental & vision
401K with match
ESPP
+6