Memory Circuit Design Engineer

Intel; Santa Clara (CA); Hybrid; USD 122,440 - 232,190; Full time

Benefits offered by this job

Competitive pay

Stock bonuses

Health benefits

Retirement plans

Vacation

Job summary

Intel is seeking an experienced engineer to develop advanced memory technology. You will work on high-performance memory designs and collaborate across teams to innovate in silicon technology. The ideal candidate has strong expertise in memory circuits and optimization techniques. This position offers a hybrid work model and competitive compensation.

Join Intel and contribute to groundbreaking technologies that enhance digital lives worldwide.

Qualifications

• Master's degree in Electrical Engineering, Computer Engineering, or related discipline.
• 4+ years of professional experience or a PhD.
• Experience with custom memory circuits.

Responsibilities

• Develop high-quality memory technology collaterals.
• Optimize power, performance, and area (PPA).
• Conduct pre-Si verification and post-Si validation.

Skills

Design, characterization, and verification of custom memory circuits

Design trade-offs between power, performance, and area (PPA)

Custom digital circuit design

Knowledge of EDA tools

Education

Master's degree in Electrical Engineering or related discipline

PhD in relevant discipline

Tools

EDA tools

Job description

Job Details

Job Description: The world is transforming - and so is Intel. Intel is a company of bold and curious inventors and problem solvers who create some of the most astounding technology advancements and experiences in the world. With a legacy of relentless innovation and a commitment to bring smart, connected devices to every person on Earth, our diverse and brilliant teams are continually searching for tomorrow's technology and revel in the challenge that changing the world for the better brings. We work every single day to design and manufacture silicon products that empower people's digital lives. Come join us and do something wonderful.

The Advanced Design (AD) team is part of Intel's larger Design Technology Platform (DTP) Organization and is focused on pathfinding and development of advanced memory technology. These circuits enable best-in-class memory collateral, IP and innovative product design across all generations of Intel process technology. At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the marketplace. Your work will directly enable Intel's internal and external customers to get to the market faster with products that include high-performance, high-density, low-power memory at the leading edge of the technology curve and implemented in Intel's advanced CMOS process technologies.

Responsibilities

You will be partnering with and leveraging domain experts across various areas of technology development, EDA vendors and product design teams to develop and deliver high-quality industry-leading memory technology collaterals and to drive circuit innovations that enable next generation high-performance, high-density, low-power embedded memory designs on Intel advanced CMOS process technologies. In this position your responsibilities will include, but may not be limited to:

• Memory pathfinding activities and power, performance and area (PPA) optimization through design technology co-optimization (DTCO) and product design enablement.
• Memory bit-cell and complex periphery IC layout and automation.
• Memory array/IP design, memory circuit innovation, test-chip design.
• Pre-Si verification, post-Si validation and debugging to enable yield and parametric tracking/ramp.

Minimum Qualifications

Master degree in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering, or a related discipline, including 4+ years of professional experience gained through either internships or full-time employment or a PhD in Electrical Engineering, Computer Engineering, Electrical and Computer Engineering, or a related discipline.

Technical Experience

• Design, characterization, and verification of custom memory circuits such as SRAM, Register Files or ROM.
• Design trade-offs between power, performance, and area (PPA).
• Custom digital circuit design, simulation, layout design, and verification.
• Knowledge of EDA tools used for custom digital and memory circuit design.

Preferred Qualifications

• PhD with 1-2 years of professional experience gained through either internships or full-time employment.
• Design technology co-optimization (DTCO).
• Post-Si validation experience.
• Knowledge of the CMOS ASIC design flow.

Job Type

Experienced Hire

Shift

Shift 1 (United States of America)

Primary Location

US, Oregon, Hillsboro

Additional Locations

US, Arizona, Phoenix, US, California, Santa Clara, US, Texas, Austin

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock bonuses, and benefit programs which include health, retirement, and vacation. Find out more about the benefits of working at Intel.

Annual Salary Range

$122,440.00 - 232,190.00 USD

Work Model for this Role

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. Job posting details (such as work model, location or time type) are subject to change.