Memory Architect: Low-Power Embedded SRAM for SoCs

Qualcomm

San Diego (CA)

On-site

USD 164,000 - 246,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package

Job summary

Qualcomm is seeking a talented engineer in San Diego to join the Memory IP team, focusing on designing low-power, high-performance embedded memory circuits. In this role, you’ll collaborate with various teams to ensure top performance of Snapdragon products.

Ideal candidates should have a degree in Science or Engineering with relevant ASIC design experience, alongside familiarity with memory design and physical implementation. Competitive pay range is $164,000 - $246,000, with additional benefits including bonuses and RSUs.

Qualifications

  • 2+ years of academic or professional experience designing embedded memories for SoC applications.
  • Knowledge of CPU L1/L2 cache design, compiler SRAM/Register File architectures.
  • Understanding of high-performance and low-power design features and techniques.

Responsibilities

  • Develop custom digital circuits for high-speed and low-power SRAM designs.
  • Perform schematic capture and simulation of major blocks.
  • Collaborate with the CAD team for full verification.

Skills

Designing embedded memories for SoC applications
CPU L1/L2 cache design
Advanced custom circuit implementations
Variation-aware design in nanometer CMOS
Physical implementation impact on circuit performance

Education

Bachelor's degree in Science or Engineering
Master's degree in Science or Engineering
PhD in Science or Engineering

Job description

Qualcomm is seeking a talented engineer in San Diego to join the Memory IP team, focusing on designing low-power, high-performance embedded memory circuits. In this role, you’ll collaborate with various teams to ensure top performance of Snapdragon products.

Ideal candidates should have a degree in Science or Engineering with relevant ASIC design experience, alongside familiarity with memory design and physical implementation. Competitive pay range is $164,000 - $246,000, with additional benefits including bonuses and RSUs.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Memory Designer
Memory Designer

Qualcomm • San Diego (CA)

On-site
USD 164,000 - 246,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
CPU SRAM Design Engineer - Sr Staff / Principal
CPU SRAM Design Engineer - Sr Staff / Principal

Qualcomm • Austin (TX)

On-site
USD 179,000 - 269,000
Competitive annual discretionary bonus
RSU grants
Comprehensive benefits package
Senior SRAM Design Engineer for High-Performance CPU
Senior SRAM Design Engineer for High-Performance CPU

Qualcomm • Austin (TX)

On-site
USD 179,000 - 269,000
Competitive annual discretionary bonus
RSU grants
Comprehensive benefits package
CPU SRAM Design Engineer
CPU SRAM Design Engineer

Qualcomm • Austin (TX)

On-site
USD 122,000 - 184,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
Memory Controller Architect for High-Performance SoCs
Memory Controller Architect for High-Performance SoCs

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Senior 3D Memory Architect & Principal Engineer
Senior 3D Memory Architect & Principal Engineer

Qualcomm • San Diego (CA)

On-site
USD 192,000 - 288,000
Competitive benefits package
Annual discretionary bonus
RSU grants
SRAM Design Engineer – High-Performance CPU Memory
SRAM Design Engineer – High-Performance CPU Memory

Qualcomm • Austin (TX)

On-site
USD 122,000 - 184,000
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
Senior ASIC Design Engineer, High-Speed Memory (RSU Eligible)
Senior ASIC Design Engineer, High-Speed Memory (RSU Eligible)

Qualcomm • San Diego (CA), Northern (KY)

Hybrid
USD 140,000 - 210,000
Senior ASIC Designer, High-Speed Memory Subsystems (HBM/LPDDR)
Senior ASIC Designer, High-Speed Memory Subsystems (HBM/LPDDR)

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 210,000
Annual discretionary bonus
Annual RSU grants
Extensive benefits package
3D Memory Chip Architect and Design, Principal Engineer
3D Memory Chip Architect and Design, Principal Engineer

Qualcomm • San Diego (CA)

On-site
USD 192,000 - 288,000
Competitive benefits package
Annual discretionary bonus
RSU grants