3D Memory Chip Architect and Design, Principal Engineer

Qualcomm

San Diego (CA)

On-site

USD 192,000 - 288,000

Full time

14 days+

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Competitive benefits package
Annual discretionary bonus
RSU grants

Job summary

Qualcomm is looking for an experienced professional to join the Custom Memory Team in San Diego. This role focuses on 3D Memory Design and optimizing architectures for various applications including mobile, compute, and XR.

The ideal candidate should have significant ASIC design experience, a strong foundation in memory architectures, and proficiency in relevant programming languages. The position offers generous compensation ranging from $192,000 to $288,000 annually, along with a competitive benefits package.

Qualifications

  • 8+ years of ASIC design experience or equivalent qualifications.
  • 7+ years with a Master's degree or 6+ years with a Ph.D. in relevant fields.
  • Experience in RTL design and memory circuit design.

Responsibilities

  • Develop and optimize 3D DRAM/FLASH organization.
  • Validate models for 3D Memory performance.
  • Simulate system performance across various workloads.

Skills

ASIC design
Power distribution design
Programming (C/C++/Python)
Memory architecture
Chip connection fabrics knowledge

Education

Bachelor's or Master's in Science, Engineering, or related field
Ph.D. in Science, Engineering, or related field

Tools

EDA tools
Matlab
Python

Job description

Company

Qualcomm Technologies, Inc.

Job Area

Engineering Group, Engineering Group > ASICS Engineering

General Summary

Qualcomm is a company of inventors that unlocked edge AI and connected computing ushering in an age of rapid acceleration in connectivity and new possibilities that will transform industries, create jobs, and enrich lives. It takes inventive minds with diverse skills, backgrounds, and cultures to transform edge AI and connected computing potential into world-changing technologies and products. This is the Invention Age - and this is where you come in.

Position Overview

The Qualcomm Custom Memory Team in Process & Package Solutions Group has an opening in the areas of 3D Memory Design and Architecture for memory‑centric compute systems for data center, mobile, compute, and XR. The candidate will assess and optimize the 3D Memory architectures to improve system KPIs such as bandwidth, latency, power, thermal, and area efficiency. The candidate will explore the best organization of near‑memory processing units along with the system and memory buses so that the extreme bandwidth of 3D Memory will be fully utilized across the compute fabric for cloud, compute, mobile and IoT as well as studying how to interconnect those memory cubes using scale‑up and scale‑out fabrics. The candidate will work on solutions on 3D integration of both memory and compute blocks in power, thermal, and 3D fabric restrictions. The candidate is expected to understand the concepts of memory bank organization and signaling, bus, IO, and compute fabrics as well as advanced packaging and 3D integration. This position offers the opportunity to work across multiple organizations such as process and packaging team, AI and compute architects, memory controller team, global SoC team, performance modeling teams, and emulation team. Providing timely feedback and updating architecture and design trade‑offs to the team is essential.

Responsibilities
  • Develop and optimize 3D DRAM/FLASH organization and near‑memory computing architectures to achieve high density, high TOPS/mm2, and high TOPS/W
  • Develop and validate models for 3D Memory performance, power, and yield as function of bank, TSV, and power distribution choices
  • Develop novel fabrics for best/robust distribution of high‑bandwidth data from 3D DRAM memory arrays to the near‑memory computing units across various workloads for mobile, compute, and XR applications
  • Develop power distribution topology that enable robust memory operation in the 3D stack
  • Simulate and emulate system performance of 3D memory architecture choices across AI, compute, and mobile workloads
  • Floorplan 3D memory chips and design memory array control structures under 3D integration manufacturing constraints, testability, repairability, and high performance
  • Knowledge about chip connection fabrics such UCIe, UAL, LPDDR, HBM3/4 and PCIe
Minimum Qualifications
  • Bachelor's degree in Science, Engineering, or related field and 8+ years of ASIC design, verification, validation, integration, or related work experience.
  • Master's degree in Science, Engineering, or related field and 7+ years of ASIC design, verification, validation, integration, or related work experience.
  • PhD in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.
Preferred Qualifications
  • Experience in RTL, circuit and system design to be able to model and optimize dataflow
  • Experience in SoC architecture and power/clock/bus design
  • Experience in DRAM/FLASH architecture performance assessment
  • Experience in memory circuit design (SRAM/DRAM/FLASH/ROM/OPT, etc)
  • Experience in programming language (C/C++/Python) or scripting language (Perl/Python)
  • Ability to develop Verilog/Verilog‑A/Verilog‑AMS models of critical dataflow is strong plus
  • Familiar with the DRAM/FLASH datasheets and IO interfaces
  • Experience in ASIC design, mixed‑signal design, and performance modeling
  • Good knowledge of memory architecture, buses, and 2.5D/3D integration
  • Proficiency in use of EDA tools, Matlab, and Python
  • Master's or Ph.D. in Electrical Engineering, Computer Science, or a related field
Soft Skills
  • Self‑Starter with good communication skills and team‑working spirit
  • Strong problem‑solving and analytical skills
  • Ability to work independently and as part of a team
EEO Statement

Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e‑mail disability-accomodations@qualcomm.com to request accommodations. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities.

EEO Employer: Qualcomm is an equal opportunity employer; all qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or any other protected classification.

Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.

Pay Range and Other Compensation & Benefits

$192,000.00 - $288,000.00

The above pay scale reflects the broad, minimum to maximum, pay scale for this job code for the location for which it has been posted. Even more importantly, please note that salary is only one component of total compensation at Qualcomm. We also offer a competitive annual discretionary bonus program and opportunity for annual RSU grants (employees on sales‑incentive plans are not eligible for our annual bonus). In addition, our highly competitive benefits package is designed to support your success at work, at home, and at play.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

3D Memory Chip Architect and Design, Principal Engineer San Diego, California, United States of America ASICS Engineering Posted a day ago
3D Memory Chip Architect and Design, Principal Engineer San Diego, California, United States of America ASICS Engineering Posted a day ago

Qualcomm • San Diego (CA)

On-site
USD 192,000 - 288,000
System Performance Architect
System Performance Architect

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 146,000 - 218,000
Annual discretionary bonus
RSU grants
Competitive benefits package
ASIC Design Engineer – SoC Interconnect, Cache & Memory Systems
ASIC Design Engineer – SoC Interconnect, Cache & Memory Systems

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 101,000 - 152,000
Staff SoC Architect, AI Data Center
Staff SoC Architect, AI Data Center

Qualcomm • San Diego (CA)

On-site
USD 155,000 - 233,000
High-Bandwidth Memory (HBM) System Validation Lead (AI Accelerator Platform)
High-Bandwidth Memory (HBM) System Validation Lead (AI Accelerator Platform)

Qualcomm • Austin (TX)

On-site
USD 174,000 - 262,000
Tailored benefits package
Next-Gen, High-Speed HBM, LPDDR Memory Controller ASIC Digital Design Engineer
Next-Gen, High-Speed HBM, LPDDR Memory Controller ASIC Digital Design Engineer

Qualcomm • San Diego (CA)

On-site
USD 140,000 - 230,000
Annual bonus program
RSU grants
Benefits package
Principal SoC Architect, AI Data Center
Principal SoC Architect, AI Data Center

Qualcomm • San Diego (CA)

On-site
USD 217,000 - 325,000
High-Bandwidth Memory (HBM) System Validation Lead (AI Accelerator Platform)
High-Bandwidth Memory (HBM) System Validation Lead (AI Accelerator Platform)

Qualcomm • San Diego (CA)

On-site
USD 174,000 - 262,000
Next Gen, High-Speed, Memory and Cache Controller Design Engineer
Next Gen, High-Speed, Memory and Cache Controller Design Engineer

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 101,000 - 152,000
Annual discretionary bonus
RSU grants
Benefits package
High-Bandwidth Memory (HBM) System Validation Lead (AI Accelerator Platform)
High-Bandwidth Memory (HBM) System Validation Lead (AI Accelerator Platform)

QUALCOMM, Inc. • San Diego (CA)

On-site
USD 174,000 - 262,000