Member of Technical Staff, AI‑Optimized Memory Digital Design Engineer / Microarchitect

1000 Micron Technology, Inc.

Folsom (CA)

On-site

USD 177,000 - 309,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Choice of medical, dental and vision plans
Paid family leave
Robust paid time-off program

Job summary

1000 Micron Technology, Inc. is seeking a Member of Technical Staff in Folsom, California, to contribute to the microarchitecture and design of high-performance memory for AI. The ideal candidate will have strong experience in digital design and microarchitecture, as well as a solid understanding of computer architecture.

The position offers a competitive salary ranging from $177,000 to $309,000 annually, along with robust benefits including medical, dental, vision, and paid time off.

Qualifications

  • 5+ years of proven industry experience delivering silicon-demonstrated memory systems.
  • Strong experience in digital design and hardware ownership from specification through implementation.
  • Solid understanding of computer and memory system architecture.

Responsibilities

  • Translate architecture requirements into efficient microarchitectures.
  • Design, implement, and review SystemVerilog designs.
  • Perform synthesis and early analysis to optimize area, power, and timing.

Skills

Digital design
Microarchitecture development
C/C++
SystemVerilog
Data-driven analysis

Education

Masters or PhD in Computer Science, Computer Engineering, Electrical Engineering

Tools

High-level programming languages
Hardware description languages

Job description

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. As a Member of Technical Staff in the AI‑optimized Architecture team, you will contribute to the microarchitecture and design of tightly coupled, high‑performance memory for AI, applying expert knowledge to realize architecture features into silicon with a strong focus on performance, power, area, and reliability.

Responsibilities
  • Translate architecture requirements into efficient, scalable microarchitectures that optimize system metrics with ownership from concept through implementation.
  • Design, implement, and review SystemVerilog designs for memory system architectures.
  • Perform synthesis and early analysis to estimate and optimize area, power, and timing, guiding architecture and microarchitecture tradeoffs.
  • Compose and maintain clear microarchitecture documentation that aligns design intent across teams.
  • Drive technical decisions by evaluating tradeoffs across microarchitecture and implementation constraints.
Preferred Qualifications
  • Strong experience in digital design and microarchitecture development, including ownership of hardware blocks from specification through implementation.
  • Solid understanding of computer and memory system architecture with an ability to reason about SoC‑level behavior and tradeoffs.
  • Experience with synthesis, and early PPA estimation and optimization.
  • Experience in one or more high‑level programming languages (e.g., C/C++, Python) and hardware description languages (e.g., SystemVerilog).
  • Ability to influence others through deeply technical, data‑driven analysis.
Minimum Qualifications
  • Familiarity with memory interfaces and memory systems concepts (reliability, media management, etc.).
  • Experience connecting architecture and implementation by influencing architecture features with a clear understanding of RTL cost and feasibility.
  • A Masters or PhD in Computer Science, Computer Engineering, Electrical Engineering, or equivalent experience.
  • 5+ years of proven industry experience delivering silicon‑demonstrated memory systems and SoC hardware designs on modern foundry nodes.
Salary

The US base salary range that Micron Technology estimates it could pay for this full‑time position is: $177,000.00 – $309,000.00 a year. Additional compensation may include benefits, bonuses and equity. The pay scale is subject to change depending on business needs.

Benefits
  • Choice of medical, dental and vision plans in all locations.
  • Benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.
  • Robust paid time‑off program and paid holidays.
EEO Statement

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Member of Technical Staff, AI‑Optimized Memory Digital Design Engineer / Microarchitect
Member of Technical Staff, AI‑Optimized Memory Digital Design Engineer / Microarchitect

Micron Technology • Richardson (TX)

On-site
USD 177,000 - 309,000
MTS, AI Optimized Memory Digital Design Engineer
MTS, AI Optimized Memory Digital Design Engineer

Micron Technology • Richardson (TX)

On-site
USD 175,000 - 309,000
Medical, dental and vision plans
Paid time off and holidays
Equity/bonuses
MTS, AI Optimized Memory Digital Design Engineer
MTS, AI Optimized Memory Digital Design Engineer

Micron Technology • Folsom (CA)

On-site
USD 175,000 - 309,000
AI-Optimized Memory Architect & Digital Design Engineer
AI-Optimized Memory Architect & Digital Design Engineer

Micron Technology • Richardson (TX)

On-site
USD 177,000 - 309,000
Member of Technical Staff, AI‑Optimized Memory Digital Design Engineer / Microarchitect
Member of Technical Staff, AI‑Optimized Memory Digital Design Engineer / Microarchitect

Micron Technology, Inc • Folsom (CA)

On-site
USD 120,000 - 150,000
MTS, AI Optimized Memory Digital Design Engineer
MTS, AI Optimized Memory Digital Design Engineer

1000 Micron Technology, Inc. • Folsom (CA)

On-site
USD 175,000 - 309,000
Medical plans
Dental plans
Vision plans
+2
MTS, AI Optimized Memory Digital Design Engineer
MTS, AI Optimized Memory Digital Design Engineer

Micron Technology, Inc • Folsom (CA)

On-site
USD 175,000 - 309,000
Member of Technical Staff, AI‐Optimized Memory Digital Design Engineer / Microarchitect Folsom,[...]
Member of Technical Staff, AI‐Optimized Memory Digital Design Engineer / Microarchitect Folsom,[...]

Micron Memory Malaysia Sdn Bhd • Folsom (CA)

On-site
USD 177,000 - 309,000
Staff GenAI Engineer - AMS Design and Optimization
Staff GenAI Engineer - AMS Design and Optimization

Micron Technology, Inc • San Jose (CA)

On-site
USD 170,000 - 290,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1
Staff GenAI Engineer - AMS Design and Optimization
Staff GenAI Engineer - AMS Design and Optimization

1000 Micron Technology, Inc. • San Jose (CA)

On-site
USD 170,000 - 290,000
Medical, dental, and vision plans
Paid time-off and holidays
Paid family leave