Machine Learning ASIC Power Architect

Meta; Sunnyvale (CA); Presencial; USD 178.000 - 250.000; Jornada completa

Descripción de la vacante

Meta Reality Labs is seeking a Senior Power Architect to define and drive the power architecture of ML accelerators for AR/AI wearables. You will partner with ML architects, algorithms, software, and firmware teams to set power targets and trade-offs, delivering optimized PPA across advanced technology nodes.

The role involves leading power modeling, DVFS strategies, and instruction-level power budgeting for production silicon, with opportunities to shape industry-leading low-power designs in a

Formación

• Bachelor's degree in CS/CE or equivalent practical experience.
• 8+ years of experience in power architecture, modeling, or analysis for production silicon.
• Experience building IP and SoC use-case power models and defining IP-level power targets with design owners.
• Understanding of low-power design techniques and power trade-offs across architecture, RTL, and physical implementation.
• Experience with power analysis tools (e.g., PrimeTime, PT WX, PowerArtist, Joules).
• Proficiency in scripting (e.g., Python, TCL, or Perl).
• Experience debugging and resolving cross-disciplinary system issues using data-driven methods.
• Bachelor's degree in EE, CE, CS, or a related field, or equivalent practical experience.

Responsabilidades

• Own power architecture and modeling for ML accelerator IP, from early concept through tape-out and post-silicon correlation
• Build workload-driven power models (energy per op and per byte moved) to evaluate dataflow, memory hierarchy, precision, and sparsity trade-offs before RTL.
• Define power management strategy (clock and power gating, DVFS, retention, power states) and set IP-level power budgets aligned with system battery and thermal targets
• Drive hardware-software co-design with ML algorithm, compiler, and firmware teams to optimize power across real use cases
• Establish RTL and gate-level power analysis methodology and guide design teams through power optimization
• Lead post-silicon power measurement and correlation, and feed what you learn back into models and future architectures
• Provide technical leadership and mentorship across silicon, systems, and platform teams. Take concepts from prototypes through high-volume consumer products

Conocimientos

Power architecture

Power modeling

Power management

HW/SW co-design

RTL power analysis

Power measurement

Technical leadership

Educación

Bachelor's degree in CS/CE or equivalent

Bachelor's degree in EE/CE/CS or related field

Herramientas

PrimeTime

PT WX

PowerArtist

Joules

Descripción del empleo

Summary

Reality Labs focuses on delivering Meta's vision through creating advanced Augmented Reality AI-enabled wearables. The compute performance and power efficiency requirements of wearables require custom silicon. Reality Labs Silicon team is driving the state-of-the-art forward with breakthrough work in AI, augmented reality, computer vision, machine learning, graphics, displays, and sensors. Our chips will enable wearable devices where our real and virtual worlds will mix and match throughout the day. We believe the only way to achieve our goals is to look at the entire stack, from transistors, through architecture, firmware, and algorithms. In this role, you will define and drive the power architecture of ML accelerators for AR/AI wearables. You'll partner with ML architects, algorithms and software teams, and front-end and back-end designers to set power targets, make architecture trade-offs, and develop methodologies that deliver optimized power, performance, and area (PPA) in advanced technology nodes.

Required Skills

Machine Learning ASIC Power Architect Responsibilities:

1. Own power architecture and modeling for ML accelerator IP, from early concept through tape-out and post-silicon correlation
2. Build workload-driven power models (energy per op and per byte moved) to evaluate dataflow, memory hierarchy, precision, and sparsity trade-offs before RTL. Deliver cost/benefit analyses that guide architecture decisions
3. Define power management strategy (clock and power gating, DVFS, retention, power states) and set IP-level power budgets aligned with system battery and thermal targets
4. Drive hardware-software co-design with ML algorithm, compiler, and firmware teams to optimize power across real use cases
5. Establish RTL and gate-level power analysis methodology and guide design teams through power optimization
6. Lead post-silicon power measurement and correlation, and feed what you learn back into models and future architectures
7. Provide technical leadership and mentorship across silicon, systems, and platform teams. Take concepts from prototypes through high-volume consumer products

Minimum Qualifications

1. Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience
2. 8+ years of experience in power architecture, modeling, or analysis for production silicon
3. Experience building IP and SoC use-case power models and defining IP-level power targets with design owners
4. Understanding of low-power design techniques and power trade-offs across architecture, RTL, and physical implementation
5. Experience with power analysis tools (e.g., PrimeTime, PT WX, PowerArtist, Joules)
6. Proficiency in scripting (e.g., Python, TCL, or Perl)
7. Experience debugging and resolving cross-disciplinary system issues using data-driven methods
8. Bachelor's degree in EE, CE, CS, or a related field, or equivalent practical experience

Preferred Qualifications

1. Experience with AI/ML accelerator architecture and optimizing data flow and memory hierarchy for on-device neural network inference
2. Experience with silicon power measurement and model-to-hardware correlation
3. Master's or Ph.D. in EE, CE, CS, or a related field
4. Experience with mobile, wearable, or battery-powered System-on-Chip (SoCs)
5. Experience with implementation tools (Fusion Compiler, ICC2, Innovus) in advanced nodes

Public Compensation

$178,000/year to $250,000/year + bonus + equity + benefits

Industry

Internet

Equal Opportunity

Meta is proud to be an Equal Employment Opportunity and affirm Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender, gender identity, gender expression, transgender status, sexual stereotypes, age, status as a protected veteran, status as an individual with a disability, or other applicable legally protected characteristics. We also consider qualified applicants with criminal histories, consistent with applicable federal, state and local law. Meta participates in the E-Verify program in certain locations, as required by law. Please note that Meta may leverage artificial intelligence and machine learning technologies in connection with applications for employment.

Meta is committed to providing reasonable accommodations for candidates with disabilities in our recruiting process. If you need any assistance or accommodations due to a disability, please let us know at [e-mail].