Lead UVM & ASIC Verification Architect

Chelsea Search Group

Minneapolis (MN)

On-site

USD 140,000 - 190,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Chelsea Search Group is seeking aLead ASIC Design Verification Engineer in Minneapolis to establish and lead our verification team. You will architect UVM testbenches for current programs while defining methodology, infrastructure, and hiring plans to scale the function from a single contributor to a full team.

You will be the technical authority on verification, setting coverage-driven sign-off criteria, owning verification schedule and risk for tapeouts, and making build-versus-buy calls on

Qualifications

  • BS in Electrical Engineering, Computer Engineering, or Computer Science.
  • 8+ years of ASIC/SoC verification experience with ownership of at least one production tapeout.
  • Expert-level SystemVerilog and UVM with from-scratch architecting of UVM environments.
  • Strong knowledge of constrained-random verification, coverage-driven closure, and SVA-based verification.
  • Experience with commercial sim/coverage tools (VCS/Verdi, Xcelium, Questa) and regression management at scale.
  • Proficiency in verification scripting (Python/Perl/TCL/shell) and Git/Linux workflows.
  • Demonstrated technical leadership: mentoring, leading verification, or owning schedule/sign-off.
  • Clear written and verbal communication, able to present evidence to stakeholders.

Responsibilities

  • Define and own ASIC verification methodology, standards, and sign-off criteria across programs.
  • Architect UVM-based verification environments for digital SoCs and subsystems.
  • Establish reusable verification infrastructure and coverage models for reuse.
  • Own verification planning, testplans, coverage closure, and regression architecture.
  • Lead on design/architecture reviews and communicate verification status to customers and primes.
  • Mentor and develop verification engineers and participate in recruiting.

Skills

SystemVerilog
UVM
Constrained-random
Functional coverage
SVA
Team leadership
Communication
Scripting
Git & Linux

Education

BS in Electrical Engineering, Computer Engineering, or Computer Science

Tools

Synopsys VCS/Verdi
Cadence Xcelium
Siemens Questa
Python scripting
Perl scripting
TCL scripting
Shell scripting

Job description

Chelsea Search Group is seeking aLead ASIC Design Verification Engineer in Minneapolis to establish and lead our verification team. You will architect UVM testbenches for current programs while defining methodology, infrastructure, and hiring plans to scale the function from a single contributor to a full team.

You will be the technical authority on verification, setting coverage-driven sign-off criteria, owning verification schedule and risk for tapeouts, and making build-versus-buy calls on

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC Verification Architect
Senior ASIC Verification Architect

Chelsea Search Group • Minneapolis (MN)

On-site
USD 150,000 - 210,000
Lead ASIC Verification Architect & Testbench Leader
Lead ASIC Verification Architect & Testbench Leader

Chelsea Search Group • Minneapolis (MN)

On-site
USD 150,000 - 190,000
Lead UVM Design Verification Engineer
Lead UVM Design Verification Engineer

Chelsea Search Group • Minneapolis (MN)

On-site
USD 140,000 - 190,000
Senior ASIC Verification Architect - UVM/SystemVerilog Lead
Senior ASIC Verification Architect - UVM/SystemVerilog Lead

Socket.dev • Wayne (CA)

On-site
USD 144,000 - 230,000
Annual bonus
Equity grants
401(k) with match
+1
Lead Design Verification Engineer
Lead Design Verification Engineer

Chelsea Search Group • Minneapolis (MN)

On-site
USD 150,000 - 210,000
Lead ASIC Design Verification Engineer
Lead ASIC Design Verification Engineer

Chelsea Search Group • Minneapolis (MN)

On-site
USD 150,000 - 190,000
Lead ASIC Architect & Design Engineer
Lead ASIC Architect & Design Engineer

Chelsea Search Group • Minneapolis (MN)

On-site
USD 180,000 - 240,000
ASIC Verification Engineer — AI-Driven UVM + SystemVerilog
ASIC Verification Engineer — AI-Driven UVM + SystemVerilog

1000 Micron Technology, Inc. • Minneapolis (MN)

On-site
USD 110,000 - 160,000
Senior ASIC Verification Engineer: SystemVerilog/UVM Lead
Senior ASIC Verification Engineer: SystemVerilog/UVM Lead

NVIDIA Corporation • Austin (TX)

On-site
USD 170,000 - 265,000
Senior Design Verification Engineer - AI-Driven SoC Validation
Senior Design Verification Engineer - AI-Driven SoC Validation

Micron Technology, Inc • Minneapolis (MN)

On-site
USD 110,000 - 140,000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1