Lead R&D Architect - Package Substrate & EDA Tools

Synopsys

Austin (TX)

On-site

USD 180,000 - 250,000

Full time

4 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Synopsys in Austin, TX is seeking an Architect R&D Engineer to lead cutting-edge work in package substrate design automation and to guide a team of engineers in solving challenging problems at the intersection of silicon and packaging.

You will engage with foundries, OSATs, and internal R&D groups to translate complex requirements into scalable tooling, while also mentoring junior engineers and shaping the technical roadmap for next‑gen substrate technologies.

Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or Computer Science.
  • 10+ years of experience in EDA software development with focus on physical design automation, package design, or substrate design.
  • Deep technical expertise in package substrate physical design methodologies, including schematic-driven layout, auto-routing, design rule checking, and power delivery network analysis.
  • Strong programming proficiency in Python or TCL for tool integration and automation.
  • Experience collaborating with foundries, OSATs, or substrate manufacturers on Design Rule Manuals, technology files, and manufacturing output formats such as ODB++.
  • Solid foundation in computational geometry and algorithm design for layout automation, experience with constraint-based routing or placement is highly valued.

Responsibilities

  • Lead R&D projects advancing state-of-the-art in package substrate design automation, including auto-routing, DRC verification engines, PDN analysis, and design-for-manufacturing capabilities.
  • Drive technical direction for database models enabling schematic-driven layout workflows and integration across the Synopsys packaging tool suite.
  • Develop and optimize EDA software using C++, Python, and TCL to address complex challenges in computational geometry, constraint solving, and physical design automation.
  • Collaborate with foundries and assembly/test companies to implement emerging substrate technologies, translating Design Rule Manuals into functional tooling.
  • Define collateral input/output formats, integrate analysis capabilities, and ensure database architectures support complex designs.
  • Provide technical guidance to engineers across the R&D organization, reviewing designs and implementations.

Skills

Python
C++
TCL
Computational geometry
Constraint-based routing
EDA tools

Education

Electrical/Computer Engineering or Computer Science

Tools

ODB++
CAD/EDA tooling

Job description

Synopsys in Austin, TX is seeking an Architect R&D Engineer to lead cutting-edge work in package substrate design automation and to guide a team of engineers in solving challenging problems at the intersection of silicon and packaging.

You will engage with foundries, OSATs, and internal R&D groups to translate complex requirements into scalable tooling, while also mentoring junior engineers and shaping the technical roadmap for next‑gen substrate technologies.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Package Substrate EDA R&D Architect
Senior Package Substrate EDA R&D Architect

Synopsys Inc • Austin (TX)

On-site
USD 180,000 - 230,000
Health benefits
Wellness programs
Financial rewards
Senior EDA Substrate R&D Architect
Senior EDA Substrate R&D Architect

Synopsys, Inc. • Austin (TX)

On-site
USD 150,000 - 190,000
R&D Engineering, Architect
R&D Engineering, Architect

Synopsys • Austin (TX)

On-site
USD 180,000 - 250,000
Principal EDA R&D Engineer, Advanced Packaging
Principal EDA R&D Engineer, Advanced Packaging

Synopsys, Inc. • Austin (TX)

On-site
USD 150,000 - 190,000
Principal EDA R&D Engineer, Advanced Packaging
Principal EDA R&D Engineer, Advanced Packaging

Synopsys Inc • Austin (TX)

On-site
USD 180,000 - 230,000
Health benefits
Wellness programs
Financial rewards
Lead Semiconductor Package Development Engineer
Lead Semiconductor Package Development Engineer

Renesas Electronics • Austin (TX)

On-site
USD 120,000 - 160,000
Executive Director of R&D Engineering for 3DIC-Advance Packaging
Executive Director of R&D Engineering for 3DIC-Advance Packaging

Synopsys Inc • Sunnyvale (CA)

On-site
USD 180,000 - 250,000
Senior Packaging R&D Director, 3DIC & SI/PI
Senior Packaging R&D Director, 3DIC & SI/PI

Synopsys, Inc. • Sunnyvale (CA)

On-site
USD 150,000 - 200,000
Packaging R&D Director: 3DIC & High‑Speed SI Innovator
Packaging R&D Director: 3DIC & High‑Speed SI Innovator

Synopsys Inc • Sunnyvale (CA)

On-site
USD 130,000 - 150,000
Comprehensive health benefits
Financial benefits
Senior Substrate IC & Packaging Design Engineer
Senior Substrate IC & Packaging Design Engineer

ProFound People • Tempe (AZ)

On-site
USD 120,000 - 180,000
Company equity
Benefits