Lead Physical Design Verification for Advanced CPU Blocks

TSMC - Taiwan Semiconductor Manufacturing Company Limited

California (MO)

On-site

USD 153,000 - 230,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive benefits
Development opportunities
Market competitive pay

Job summary

A leading semiconductor firm in California seeks a highly experienced Physical Design Verification Lead. You will ensure the robust physical integrity of chip designs, leading verification efforts from implementation to final tapeout. The ideal candidate has a master's degree and extensive experience in physical implementation, EDA tools, and chip integration. This role offers a competitive salary of $153,000 - $230,000 per year, along with comprehensive benefits and development opportunities.

Qualifications

  • Master’s degree in Electrical Engineering, Computer Engineering, or Computer Science.
  • 10-20 years of hands-on experience in physical implementation and verification roles.
  • Demonstrated expertise with major EDA tools.

Responsibilities

  • Lead and execute end-to-end physical design verification for CPU blocks.
  • Collaborate closely with the STA team to implement Engineering Change Orders.
  • Manage comprehensive analysis and cleanup for physical verification checks.

Skills

Experience in physical implementation and verification
Expertise in EDA tools (Innovus/ICC2, Calibre)
Scripting languages proficiency (TCL, Perl, Python)
Knowledge of chip integration and sign-off procedures

Education

Master’s degree in Electrical Engineering/Computer Engineering/Computer Science

Tools

Innovus/ICC2
Calibre

Job description

A leading semiconductor firm in California seeks a highly experienced Physical Design Verification Lead. You will ensure the robust physical integrity of chip designs, leading verification efforts from implementation to final tapeout. The ideal candidate has a master's degree and extensive experience in physical implementation, EDA tools, and chip integration. This role offers a competitive salary of $153,000 - $230,000 per year, along with comprehensive benefits and development opportunities.
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Physical Design Verification Lead — CPU Tapeout Expert
Senior Physical Design Verification Lead — CPU Tapeout Expert

TSMC - Taiwan Semiconductor Manufacturing Company Limited • San Jose (CA)

On-site
USD 153,000 - 230,000
Comprehensive benefits
Extensive development opportunities
Market competitive pay
Senior Physical Design Verification Lead — CPU Tapeouts
Senior Physical Design Verification Lead — CPU Tapeouts

TSMC • San Jose (CA)

On-site
USD 153,000 - 230,000
Lead Physical Design Verification Manager (5nm+ SoCs)
Lead Physical Design Verification Manager (5nm+ SoCs)

Amazon • Cupertino (CA)

On-site
USD 150,000 - 200,000
Health insurance
401(k) matching
Paid time off
+1
Senior CPU Physical Design & Integration Engineer
Senior CPU Physical Design & Integration Engineer

Intel Corporation • Santa Clara (CA)

Hybrid
USD 256,000 - 362,000
Competitive pay
Stock bonuses
Health benefits
+2
Physical Design Engineer - Tapeout & PPA Expert
Physical Design Engineer - Tapeout & PPA Expert

TSMC - Taiwan Semiconductor Manufacturing Company Limited • California (MO)

On-site
USD 110,000 - 160,000
Comprehensive benefits
Development opportunities
Senior CPU Physical Design Engineer: PPA & Floorplan Expert
Senior CPU Physical Design Engineer: PPA & Floorplan Expert

Apple Inc. • Beaverton (OR)

On-site
USD 150,000 - 200,000
Senior Physical Design Engineer — 5nm Timing & PD Flows
Senior Physical Design Engineer — 5nm Timing & PD Flows

Etched • Austin (TX)

Hybrid
USD 120,000 - 160,000
Medical, dental, and vision packages
$500 per month credit for waiving medical benefits
Housing subsidy of $2k per month
+1
Senior Physical Design Engineer: Tapeouts & Equity
Senior Physical Design Engineer: Tapeouts & Equity

Bolt Graphics, Inc. • Sunnyvale (CA)

On-site
USD 200,000 - 220,000
Medical, Dental, & Vision insurance premiums covered
Equity - Stock Options
401(k) match
Senior Physical Design Engineer - PPA, CAD & Scripting
Senior Physical Design Engineer - PPA, CAD & Scripting

TSMC - Taiwan Semiconductor Manufacturing Company Limited • California (MO)

Hybrid
USD 108,000 - 168,000
Senior Physical Design Engineer – 5nm/ASICs, On-Site SJ
Senior Physical Design Engineer – 5nm/ASICs, On-Site SJ

Etched • San Jose (CA)

On-site
Medical, dental, and vision packages
$500 monthly credit for waiving medical benefits
Housing subsidy of $2k per month
+3