Lead Member of Technical Staff (LMTS) – Logic Design

Rambus

Hillsboro (OR)

Hybrid

USD 150,000 - 230,000

Full time

32 hours ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Hybrid work model
Equity and bonus package

Job summary

Rambus, a premier chip and silicon IP provider, seeks a Lead Member of Technical Staff (LMTS) – Logic Design to join our Silicon IP team in Hillsboro, Oregon. You will contribute to micro-architecture and RTL design for high-performance memory controllers for data centers and AI applications.

This role is an individual contributor reporting to the Director of Engineering, with a hybrid work model that includes on-site collaboration and some remote work.

Qualifications

  • Strong SystemVerilog/Verilog RTL design expertise.
  • Questa/Incisive/VCS simulator experience.
  • Python/Perl/TCL scripting experience.
  • Ability to learn quickly and work independently.
  • Solid communication and project management skills.
  • 8+ years of logic design experience (ASIC/FPGA) with BS EE, or 6+ years with MS EE.

Responsibilities

  • Own micro-architecture definition and RTL design for critical blocks such as schedulers, command pipelines, coherency/ordering logic and system interfaces.
  • Analyze performance, power, and area (PPA) trade-offs and drive design decisions based on quantitative data.
  • Collaborate closely with verification team to shape test plans and improve verification coverage.
  • Work with physical design team to understand and resolve timing, power, and congestion challenges.
  • Work with verification team on regression failure debug and root cause, and provide RTL fix if necessary.
  • Provide technical support to FAE team on pre-sales customer engagements.
  • Provide technical support to AE team on post-sale s customer deliveries.

Skills

SystemVerilog/Verilog RTL design
Simulator tools
Python/Perl/TCL scripting
Independence and quick learning
Communication & project management
Logic design experience (ASIC/FPGA) 8+

Education

BS EE
MSEE

Tools

Questa/Incisive/VCS

Job description

Overview

Rambus , a premier chip and silicon IP provider, is seeking to hire an exceptional

Overview

Rambus , a premier chip and silicon IP provider, is seeking to hire an exceptional Lead Member of Technical Staff (LMTS) – Logic Design to jo i n our S ilicon IP (SIP) team in Hills boro, Oregon . Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer. In this role, the candidate will be reporting to the Director of Engineering as an individual contributor. As a LMTS Logic Design Engineer , you will play a pivotal role in the micro -architecture and design of our next- generation high performance and cutting-edge memory controllers for data centers and AI applications. This is a fast-growing market with high demand from tier-1 customers which gives ample opportunity for innovation and differentiation. If you like challenges and want to make a technical difference in the memory landscape during these exciting times in the semiconductor industry, this is the right opportunity for you . Rambus offers a flexible work environment, embracing a hybrid approach for most office-based roles. Employees are encouraged to spend an average of at least three days per week onsite, allowing for two days of remote work.

Responsibilities
  • Own m icro-architecture definition and RTL design for critical blocks such as schedulers, command pipelines, coherency /ordering logic and system interfaces
  • Analyze performance, power, and area (PPA) trade-offs and drive design decisions based on quantitative data
  • Collaborate closely with v erification team to shape test plans and improve verification coverage
  • Work with p hysical d esign team to understand and resolve timing, power, and congestion challenges
  • Work with v erification team on regression failure debug and root cause , and provide RTL fix if necessary
  • Provide technical support to FAE team on pre-sales customer e ngagements
  • Provide technical support to AE team on post-sale s customer deliveries
Qualifications
  • Strong System Verilog/Verilog RTL design expertise
  • Questa/Incisive/VCS simulator experience
  • Python/Perl/T CL scripting experience
  • Ability to learn quickly and work independently
  • Solid communication and project management skills
  • 8 + years of logic design experience (ASIC/FPGA) with BS EE, or
  • 6 + years of logic design experience (ASIC/FPGA) with MSEE
Definite Plus
  • ASIC synthesis, timing constraint, CDC/RDC experience
  • UVM Verification experience
  • Memory (HBM, LPDDR) expertise
  • AMBA AXI or CHI design experience
About Rambus

Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize bandwidth , capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow’s systems. Rambus offers a competitive compensation package, including base salary, bonus, equity and employee benefits. Rambus is committed to cultivating a culture where we actively seek to understand, respect, and celebrate the complex and rich identities of ourselves and others. Our Diversity, Equity, and Inclusion initiatives are geared towards valuing the differences in backgrounds, experiences, and thoughts at Rambus to help enhance collaboration, teamwork, engagement, and innovation. At Rambus, we believe that we can be our best when every member of our organization feels respected, included, and heard. Rambus is proud to be an Equal Employment Opportunity and Affnitive Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics. Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or accommodation due to a disability, please feel free to inform us in your application. Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services. For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/ . LI-HYBRID LI-RF1

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead Member of Technical Staff (LMTS) – Logic Design
Lead Member of Technical Staff (LMTS) – Logic Design

Rambus • Hillsboro (OR)

Hybrid
USD 180,000 - 260,000
Hybrid work model
PE Logic Design
PE Logic Design

Rambus • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
PE Logic Design
PE Logic Design

Rambus • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Principal Logic Design Engineer - High-Perf Memory IP Hybrid
Principal Logic Design Engineer - High-Perf Memory IP Hybrid

Rambus.com • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
MTS Logic Design
MTS Logic Design

Rambus • Hillsboro (OR)

Hybrid
USD 86,300 - 160,300
Base salary plus bonus
Equity
401(k) matching
+4
SPE Analog Engineering
SPE Analog Engineering

Rambus.com • Johns Creek (GA)

Hybrid
USD 169,000 - 254,000
Gym membership
Equity/Stock options
Matching 401(k)
+2
Tech Dir Validation Engineering
Tech Dir Validation Engineering

Rambus • San Jose (CA)

On-site
USD 189,000 - 351,000
Bonus
Equity
401(k) matching
+2
IO and Memory Sub-Sytem Architecture
IO and Memory Sub-Sytem Architecture

Rambus.com • San Jose (CA)

Hybrid
USD 180,000 - 334,000
IO and Memory Sub-Sytem Architecture
IO and Memory Sub-Sytem Architecture

Rambus • San Jose (CA)

Hybrid
USD 180,000 - 334,000
Hybrid work model
SPE Signal Integrity
SPE Signal Integrity

Rambus.com • Johns Creek (GA)

Hybrid
USD 126,000 - 234,000
Bonus
Equity
401(k) match
+5