Lead Digital Architect for Superconducting PCL Chips

Snowcap Compute

San Francisco, Northern (CA, KY)

Hybrid

USD 230,000 - 320,000

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Relocation assistance
Medical, dental, and vision
401(k)

Job summary

Snowcap Compute is building the world's first commercial superconducting digital computer. As Digital Architect, you own the top-level chip architecture, defining system partitioning, clocking, interconnect hierarchy, I/O, and test strategy.

You will translate Josephson junction physics into architectural constraints, partnering with physics leads and handing a complete specification to the downstream RTL and verification teams.

Qualifications

  • Lead or principal architect on a production digital chip program.
  • Ability to reason from first-principles device physics constraints up to system-level architecture.
  • Track record of writing the architecture specification — not just contributing to one.
  • Deep, working understanding of clocking, interconnect, and I/O architecture at modern compute scale.
  • Experience setting architectural test strategy and DFT direction.
  • Comfort operating with significant ambiguity in a startup environment.

Responsibilities

  • Own the top-level architecture specification for Snowcap's PCL digital chips — system partitioning, block hierarchy, and the document the rest of the team builds from.
  • Define the clocking strategy for a non-CMOS logic family where conventional synchronous design assumptions do not apply.
  • Design the on-chip interconnect hierarchy and I/O architecture, including the cryogenic-to-room-temperature boundary.
  • Establish the chip's test strategy and test protocol at the architectural level — what is observable, what is controllable, and what gets verified where.
  • Translate Josephson junction and PCL device behavior into architectural constraints and budgets.
  • Drive the architecture-to-microarchitecture handoff: produce the specification, defend it, and revise it when needed.

Skills

Top-level architecture
Clocking strategy
Interconnect hierarchy
I/O architecture
DFT strategy
Non-CMOS design knowledge
Physics-to-architecture translation

Job description

Snowcap Compute is building the world's first commercial superconducting digital computer. As Digital Architect, you own the top-level chip architecture, defining system partitioning, clocking, interconnect hierarchy, I/O, and test strategy.

You will translate Josephson junction physics into architectural constraints, partnering with physics leads and handing a complete specification to the downstream RTL and verification teams.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Digital Microarchitecture Engineer
Senior Digital Microarchitecture Engineer

Snowcap Compute • San Francisco (CA), Northern (KY)

Hybrid
USD 150,000 - 230,000
Full medical
Dental
Vision
+2
Digital Architect
Digital Architect

Snowcap Compute • San Francisco (CA), Northern (KY)

Hybrid
USD 230,000 - 320,000
Relocation assistance
Medical, dental, and vision
401(k)
Digital Microarchitect
Digital Microarchitect

Snowcap Compute • San Francisco (CA), Northern (KY)

Hybrid
USD 150,000 - 230,000
Full medical
Dental
Vision
+2
Lead Cryogenic RF/Josephson Device Physicist
Lead Cryogenic RF/Josephson Device Physicist

Snowcap Compute • Jacksonville (FL), Northern (KY)

Hybrid
USD 141,000 - 260,000
Medical, dental, and vision
401(k)
Relocation assistance
Senior System Architect - HPC SoC & 3D-IC Innovation
Senior System Architect - HPC SoC & 3D-IC Innovation

AheadComputing, Inc. • Northern (KY)

Hybrid
USD 140,000 - 210,000
Competitive compensation
Flexible and inclusive culture
Professional growth opportunities
+1
Quantum Circuit Designer: Superconducting RF Readout
Quantum Circuit Designer: Superconducting RF Readout

SEEQC • Town of Mount Pleasant (NY)

On-site
USD 120,000 - 190,000
Equity
Relocation assistance
Lead Digital ASIC Architect - Chip Design Leader
Lead Digital ASIC Architect - Chip Design Leader

Draper Labs • Cambridge (MA)

On-site
USD 82,000 - 220,000
Work-life balance programs
Employee clubs
Discounts to museums
Design Engineer, Superconducting Electronics
Design Engineer, Superconducting Electronics

imec USA • Kissimmee (FL)

On-site
USD 90,000 - 140,000
Senior Digital ASIC Architect - Lead High-Perf Chip Design
Senior Digital ASIC Architect - Lead High-Perf Chip Design

Inuplands • Cambridge (MA)

On-site
USD 82,000 - 220,000
Work-life balance programs
Employee clubs
Cultural activity discounts
Principal Digital Architect Photonic High-Speed ASICs
Principal Digital Architect Photonic High-Speed ASICs

Lightmatter • Mountain View (CA)

Hybrid
USD 217,000 - 325,000
Comprehensive Health Care Plan (Med/De
Retirement Savings Matching Program
Equity grants (full-time)
+1