Lead DFT Engineer

AlleyCorp

United States

On-site

USD 200,000 - 250,000

Full time

10 days ago

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

EnCharge AI is seeking a Lead DFT Engineer to architect the testing strategy for edge-to-cloud silicon. You will ensure manufacturability and resilience of data center chips, guiding IST, ATPG, MBIST, and boundary scan activities.

Collaboration with Design, Physical Design, and Yield teams will be essential to achieve high test coverage with minimal area and power impact. The role requires 12+ years in DFT with leadership experience, a Bachelor's degree, and hands-on expertise with industry

Qualifications

  • 12+ years of DFT experience; leadership role preferred.
  • Bachelor's degree in a related field or equivalent experience.
  • Proven expertise with advanced DFT methodologies and industry-standard tools.

Responsibilities

  • Architect end-to-end DFT strategy for complex SoCs (Hierarchical DFT, Scan compression).
  • Lead In-System Test (IST) and POST for edge deployments.
  • Oversee scan insertion, ATPG (Stuck-at, Transition, Path Delay), MBIST and boundary scan techniques.
  • Collaborate with Design, Physical Design, and Yield to maximize test coverage while minimizing overhead and power.
  • Lead bring-up and debug on ATE to diagnose silicon failures and optimize test time.

Skills

DFT expertise
Team leadership
Memory/Logic test

Education

Bachelor's degree

Tools

Synopsys TestMAX
Siemens Tessent
Cadence Modus
Boundary Scan
IJTAG (IEEE 1687)

Job description

EnCharge AI is a leader in advanced AI hardware and software systems for edge-to-cloud computing. EnCharge’s robust and scalable next-generation in-memory computing technology provides orders-of-magnitude higher compute efficiency and density compared to today’s best-in-class solutions. The high-performance architecture is coupled with seamless software integration and will enable the immense potential of AI to be accessible in power, energy, and space constrained applications. EnCharge AI launched in 2022 and is led by veteran technologists with backgrounds in semiconductor design and AI systems.

Lead DFT Engineer
Job Description

Developing silicon for edge-to-cloud computing isn't just about speed; it’s about balancing high-performance data processing with extreme power efficiency and reliability in remote environments.

As the Design for Test (DFT) Lead, you will be the architect of our testing strategy, ensuring our data center chips are flawlessly manufacturable and resilient enough for edge deployment.

Key Responsibilities
  • Architectural Leadership: Define and implement the end-to-end DFT architecture for complex SoCs, including Hierarchical DFT, Scan compression, Boundary Scan and MBIST.
  • Edge-Specific Reliability: Develop strategies for In-System Test (IST) and power-on self-test (POST) to ensure chip health in remote edge data centers.
  • Implementation & Flow: Oversee scan insertion, ATPG (Stuck-at, Transition, Path Delay), and Memory/Logic BIST.
  • Cross-Functional Synergy: Collaborate with Design, Physical Design, and Yield teams to ensure high test coverage while minimizing area overhead and power impact as well as timing analysis.
  • Post-Silicon Validation: Lead the bring-up and debug phase on ATE (Automated Test Equipment) to root-cause silicon failures and optimize test time.
Technical Requirements
  • Experience: 12+ years in DFT, with at least 2 years in a leadership or principal role. Bachelor’s degree in a related field.
  • Tools: Mastery of industry-standard tools (e.g., Synopsys TestMAX, Siemens/Mentor Tessent, Cadence Modus).
  • Memory & Logic Test: Deep expertise in MBIST (Memory Built-In Self-Test) with repair capabilities, SCAN, IJTAG (IEEE 1687)and boundary scan (IEEE 1149.1/6).
  • Advanced Nodes: Proven track record with FinFET nodes (7nm, 5nm, or below).
  • Low Power: Experience managing DFT in multi-voltage/power-gated designs—crucial for edge efficiency.

EnCharge AI is an equal employment opportunity employer in the United States.

The salary range for this position is $200,000 to $250,000 USD/CAN per year. Actual compensation offered will be determined based on job-related knowledge, skills, and experience.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior DFT Architect for Edge AI SoCs
Senior DFT Architect for Edge AI SoCs

Socket.dev • United States

Remote
USD 200,000 - 250,000
Senior DFT Architect – Edge AI SoCs
Senior DFT Architect – Edge AI SoCs

AlleyCorp • United States

On-site
USD 200,000 - 250,000
Lead/Principal DFT Engineer
Lead/Principal DFT Engineer

Fractile • Bristol (VA)

On-site
USD 130,000 - 170,000
DFT Engineer | AI Infrastructure / SoC
DFT Engineer | AI Infrastructure / SoC

Mogi I/O : OTT/Podcast/Short Video Apps for you • Austin (TX)

On-site
USD 170,000 - 200,000
Design for Test (DFT) Engineer
Design for Test (DFT) Engineer

jobr.pro • Mountain View (CA)

On-site
USD 300,000 - 350,000
Equity grant
Medical, dental, vision
401(k)
+1
Test Architecture Engineer (DFT)
Test Architecture Engineer (DFT)

Mogi I/O : OTT/Podcast/Short Video Apps for you • Austin (TX)

On-site
USD 170,000 - 200,000
Principal DFT Engineer
Principal DFT Engineer

Fortell Research Inc. • San Francisco (CA)

Hybrid
USD 160,000 - 300,000
Stock options
Generous benefits package
Sr. Staff Engineer - DFT
Sr. Staff Engineer - DFT

Ambiq • Austin (TX)

On-site
USD 150,000 - 210,000
Senior DFT Engineer | DSP & AI Chips | Scan | BIST | ATE Debug
Senior DFT Engineer | DSP & AI Chips | Scan | BIST | ATE Debug

Mogi I/O : OTT/Podcast/Short Video Apps for you • Austin (TX)

On-site
USD 170,000 - 200,000
DFT Architect
DFT Architect

Acceler8 Talent • San Francisco (CA)

On-site
USD 275,000 - 300,000