Lead CPU Cache Subsystem Design Manager

Google

Austin (TX)

On-site

USD 240,000 - 333,000

Full time

2 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Google is seeking a seasoned CPU design leader to drive complex subsystems from specification to productization. You will guide RTL and micro-architecture efforts, coordinating with architecture, software, verification, power, DFT and physical design teams to deliver high-quality designs for next-generation CPU subsystems.

You will lead a front-end design team, evaluate trade-offs among performance, power and area, and define schedules that meet production milestones.

Qualifications

  • Bachelor's degree in Electrical Engineering, Computer Science, or equivalent practical experience.
  • 15 years of experience in CPU design, including load-store unit logic/RTL and L2/L3 private/shared caches including micro-architecture definition and PPA processing.
  • Experience leading and managing teams for modern processor subsystems with high speed, lower power design.
  • Experience with front-end quality checks (e.g., Lint, CDC/RDC).

Responsibilities

  • Lead and manage a team of design engineers working on CPU functional units, emphasizing on micro-architecture and RTL design for the next generation CPU subsystem.
  • Review/propose performance enhancing micro-architecture features, and work with Software, Architect and Performance teams for trade-off studies. Communicate the pros and cons of micro-architecture enhancements.
  • Deliver with plans on achieving project milestones and goals, towards a design that meets production quality on schedule.
  • Work with the Verification team to ensure production of quality designs, and the physical design and power teams to meet frequency, power, and area goals.
  • Focus on load-store-unit and cache subsystem design and optimizations with other parts of CPU to deliver best Performance, Power, Area (PPA).

Skills

CPU design experience
Team leadership
RTL design
Front-end quality checks (Lint, CDC/RD

Education

Bachelor's degree in Electrical Engineering or Computer Science
Equivalent practical experience

Tools

ARM instruction set architecture
CPU subsystems basics

Job description

Google is seeking a seasoned CPU design leader to drive complex subsystems from specification to productization. You will guide RTL and micro-architecture efforts, coordinating with architecture, software, verification, power, DFT and physical design teams to deliver high-quality designs for next-generation CPU subsystems.

You will lead a front-end design team, evaluate trade-offs among performance, power and area, and define schedules that meet production milestones.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior CPU Cache Subsystem Design Lead
Senior CPU Cache Subsystem Design Lead

Google • City of Poughkeepsie (NY)

On-site
USD 240,000 - 333,000
Senior CPU Cache Subsystem Design Lead
Senior CPU Cache Subsystem Design Lead

Google Inc. • City of Poughkeepsie (NY)

On-site
USD 240,000 - 333,000
Senior CPU Cache Subsystem Design Lead
Senior CPU Cache Subsystem Design Lead

Google • Portland (OR)

On-site
USD 240,000 - 333,000
Equity
Senior CPU Cache & Subsystem Design Lead
Senior CPU Cache & Subsystem Design Lead

Google • United States

On-site
USD 240,000 - 333,000
Bonus target 25%
Equity
Benefits
Senior Design Lead, CPU Cache Subsystem
Senior Design Lead, CPU Cache Subsystem

Google Inc. • Austin (TX), Mountain View (CA)

On-site
USD 240,000 - 333,000
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Socket.dev • Austin (TX)

On-site
USD 240,000 - 333,000
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google • Austin (TX)

On-site
USD 240,000 - 333,000
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google • Portland (OR)

On-site
USD 240,000 - 333,000
Equity
CPU Cache Subsystem Senior Design Manager
CPU Cache Subsystem Senior Design Manager

Google • City of Poughkeepsie (NY)

On-site
USD 240,000 - 333,000
Senior CPU RTL Design Engineer — Cache & Microarchitecture
Senior CPU RTL Design Engineer — Cache & Microarchitecture

Google • Mountain View (CA)

On-site
USD 163,000 - 237,000