Lead AI Accelerator Architect — Ultra-Low-Power SoC Compute

Analog Devices

Boston (MA)

On-site

USD 200,000 - 275,000

Full time

2 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Discretionary bonus
Medical/Vision/Dental
401k & PTO

Job summary

Analog Devices, Inc. seeks a Principal AI Accelerator Architect Lead in the Boston/San Jose area. You will define and lead innovative AI accelerator architectures with ultra-low power integration on silicon, translating product needs into detailed IP block specs and system-level models.

You will drive architecture exploration, collaborate with multi-disciplinary teams, and mentor engineers while shaping next-generation SoCs for AI compute under strict performance constraints.

Qualifications

  • PhD or Master’s degree in Computer Engineering, Electrical Engineering, or a related technical field.
  • 10+ years of practical experience in digital and analog AI Accelerator systems architecture.
  • Hands-on experience with digital signal processing and both analog and digital neural-network compute architectures.
  • Experience mapping AI workloads to compute requirements.
  • Proven ASIC design expertise, encompassing high-speed and low-power RTL development with SystemVerilog.
  • Strong expertise in SystemC modeling and virtual prototyping.
  • Leadership and management experience; strong communication skills.

Responsibilities

  • Translate product requirements into end-to-end system architectures and define IP block specifications.
  • Explore novel representations of intelligence beyond conventional digital AI models.
  • Bridge academic research to real-world deployment under power and variability constraints.
  • Lead architecture exploration and collaborate with modeling teams to derive insights.
  • Define hardware block interfaces and contribute to RTL and modeling work.
  • Collaborate across architecture, design, verification, firmware, and physical design teams to realize intent.
  • Provide technical leadership and mentorship across projects and SoC generations.

Skills

AI accelerator architecture
ASIC design
SystemC modeling
RTL development
SystemVerilog
C programming
Leadership
Communication

Education

PhD or Master’s in Computer/Electrical Engineering

Tools

SystemVerilog
SystemC
Synopsys Platform Architect
UVM

Job description

Analog Devices, Inc. seeks a Principal AI Accelerator Architect Lead in the Boston/San Jose area. You will define and lead innovative AI accelerator architectures with ultra-low power integration on silicon, translating product needs into detailed IP block specs and system-level models.

You will drive architecture exploration, collaborate with multi-disciplinary teams, and mentor engineers while shaping next-generation SoCs for AI compute under strict performance constraints.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Lead Architect for Ultra-Low Power AI Accelerators
Lead Architect for Ultra-Low Power AI Accelerators

Analog Devices, Inc. • Boston (MA)

On-site
USD 200,000 - 275,000
Medical, vision and dental coverage
401k
Paid vacation
+3
Principal AI Accelerator Architect Lead
Principal AI Accelerator Architect Lead

Analog Devices • Boston (MA)

On-site
USD 200,000 - 275,000
Discretionary bonus
Medical/Vision/Dental
401k & PTO
Principal AI Accelerator Architect Lead
Principal AI Accelerator Architect Lead

Analog Devices, Inc. • Boston (MA)

On-site
USD 200,000 - 275,000
Medical, vision and dental coverage
401k
Paid vacation
+3
Lead SoC Power Management Architect for Energy-Efficient AI
Lead SoC Power Management Architect for Energy-Efficient AI

Ampere • Santa Clara (CA)

On-site
USD 226,000 - 339,000
Health insurance
Unlimited flextime
Paid holidays
Lead AI Accelerator SoC Architect
Lead AI Accelerator SoC Architect

OHO Group (Lithuania) • San Jose (CA)

On-site
USD 200,000 - 320,000
AI Architect: Agentic Chip Design & EDA Leader
AI Architect: Agentic Chip Design & EDA Leader

Altera • San Jose (CA)

On-site
USD 210,000 - 295,000
Lead AI Compiler Architect for Next-Gen Accelerator
Lead AI Compiler Architect for Next-Gen Accelerator

Oho Group • San Francisco (CA)

On-site
USD 180,000 - 280,000
Equity
Competitive compensation
AI Accelerator Architect - Energy-Efficient Compute
AI Accelerator Architect - Energy-Efficient Compute

Digitailor • Palo Alto (CA)

On-site
USD 240,000 - 420,000
Staff ASIC Digital Design Lead
Staff ASIC Digital Design Lead

Analog Devices, Inc. • Durham (NC)

Hybrid
USD 140,000 - 190,000
Principal Physical Design Engineer — AI Accelerator SoC
Principal Physical Design Engineer — AI Accelerator SoC

Acceler8 Talent • San Francisco (CA)

Hybrid
USD 180,000 - 320,000