IP Design Platform Architect for Silicon Excellence

AMD

Austin (TX)

On-site

USD 140,000 - 210,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

AMD is seeking a seasoned engineer to design and deploy a world-class IP-Design Management Platform in a fast-paced production environment. You will help establish standards for silicon design, automate best practices, and collaborate with multiple design teams across sites and time zones to enable high-performance GPUs, CPUs, and APUs using industry-standard EDA tools.

You will lead efforts in IP integration, lifecycle management, and reuse, while leveraging scripting, automation, and AI tools

Qualifications

  • Experience with Silicon IP integration at SOC level is preferred.
  • Experience with Silicon IP life cycle management is preferred.
  • Experience with Silicon IP and IP-reuse: design, implementation, and productization.
  • Experience with scripting and automation (Python, Ruby, Perl, Make, Tcl, shell scripts, or similar).
  • Experience with version control systems (Perforce, Git, Artifactory, or similar).
  • Experience with working with EDA vendors.
  • Experience with Linux/Unix system administration.
  • Experience with silicon design environments.
  • Demonstrated experience with use of AI tools (Claude, ChatGPT, GitHub Copilot, or similar) to enhance productivity and automate workflows.

Responsibilities

  • Develop, implement and deploy a world-class IP-Design Management Platform.
  • Collaborate with project teams on their milestone deliveries and leverage the new IP-Design Management Platform.
  • Demonstrate ownership through steady stewardship — maintaining the platform, supporting its users, and improving the platform upon the stakeholder’s feedback.

Skills

IP design infra
Project management
Scripting & automation
AI tools
Silicon IP integration
IP lifecycle management
IP reuse
Version control
EDA vendors
Linux admin
Design environments
Collaboration

Education

Bachelors/Masters in CE/EE

Tools

Perforce
Git
Artifactory

Job description

AMD is seeking a seasoned engineer to design and deploy a world-class IP-Design Management Platform in a fast-paced production environment. You will help establish standards for silicon design, automate best practices, and collaborate with multiple design teams across sites and time zones to enable high-performance GPUs, CPUs, and APUs using industry-standard EDA tools.

You will lead efforts in IP integration, lifecycle management, and reuse, while leveraging scripting, automation, and AI tools

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Hybrid SoC Design Infra & Methodology Platform Engineer
Hybrid SoC Design Infra & Methodology Platform Engineer

AMD • Austin (TX)

Hybrid
USD 120,000 - 160,000
Silicon Design Infrastructure - IP Management Solution
Silicon Design Infrastructure - IP Management Solution

AMD • Austin (TX)

On-site
USD 140,000 - 210,000
SoC Design Infrastructure Methodology Implementation Engineer
SoC Design Infrastructure Methodology Implementation Engineer

AMD • Austin (TX)

Hybrid
USD 120,000 - 160,000
Senior System RTL Designer & SerDes Architect
Senior System RTL Designer & SerDes Architect

AMD • San Jose (CA)

Hybrid
USD 150,000 - 230,000
AMD benefits at a glance
Senior Physical Design CAD Architect
Senior Physical Design CAD Architect

AMD • Austin (TX)

Hybrid
USD 130,000 - 180,000
AMD benefits at a glance
FPGA Prototyping Lead & Platform Architect
FPGA Prototyping Lead & Platform Architect

AMD • United States

On-site
USD 150,000 - 210,000
AMD benefits overview
Sr. System RTL Designer/Serdes Architect
Sr. System RTL Designer/Serdes Architect

AMD • San Jose (CA)

Hybrid
USD 150,000 - 230,000
AMD benefits at a glance
Senior High-Speed AMS IP Architect for IO & DDR
Senior High-Speed AMS IP Architect for IO & DDR

Advanced Micro Devices • San Jose (CA)

On-site
USD 180,000 - 240,000
AMD benefits at a glance
RTL & Circuit IP Design Engineer for Embedded IP
RTL & Circuit IP Design Engineer for Embedded IP

AMD • San Jose (CA)

On-site
USD 100,000 - 140,000
AMD benefits at a glance
Design Verification Lead – PCIe/CXL IP, AI-Driven QA
Design Verification Lead – PCIe/CXL IP, AI-Driven QA

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000