SoC Design Infrastructure Methodology Implementation Engineer

AMD

Austin (TX)

Hybrid

USD 120,000 - 160,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

AMD in Austin, TX, is seeking an experienced engineer to design and deploy a world-class IP-Design Management Platform in a fast-paced production environment. You will help standardize design workflows for high performance GPUs, CPUs, and APUs, collaborating with multiple teams across sites.

You are a proactive problem-solver with strong scripting, Linux admin, and collaboration skills, ready to automate and optimize silicon design flows using AI tools when appropriate.

Qualifications

  • Bachelor's or Master's degree in computer engineering or Electrical Engineering.
  • Experience with ASIC SoC design and implementation.
  • Experience with RTL to GDS flow and silicon IP integration.
  • Experience with silicon IP lifecycle management tools like Perforce IPLM or IC Manage IPC is preferred.

Responsibilities

  • Develop, implement, and deploy a world-class IP-Design Management Platform.
  • Guide company-wide adoption of best methodologies and practices.
  • Collaborate with project teams on milestone deliveries and leverage the platform.
  • Demonstrate ownership through platform stewardship and ongoing improvements.

Skills

ASIC SoC design
RTL to GDS flow
Python scripting
Version control
Linux administration
AI productivity tools
IA tools usage

Education

Bachelor's or Master's in computer engineering/Electrical Engineering

Tools

EDA tools
Perforce
Git
Artifactory

Job description

ADVANCE YOUR CAREER. ADVANCE THE WORLD.

At AMD, we believe technology can change lives for the better. It can heal us, entertain us, and make us more connected, productive, and understanding of the world around us. And we're looking for talent who feel the same: people who want to leave the planet better than they found it, those who don't shy away from humanity's challenges but are determined to help solve them.

AMD is powering the next generation of supercomputing, high-performance computing, cloud, and AI. Whether you're designing next-gen processors, enabling AI breakthroughs, or creating go-to-market plans, every role at AMD contributes to something bigger - technology that moves the world forward.

THE ROLE:

This is a great opportunity for an experienced, seasoned engineer to develop and implement a world-class IP-Design Management Platform in a fast-paced production environment on the cutting edge of modern technology! The goal of our Central Methodology Infrastructure team at AMD is to determine a set of standards and techniques for designing chips with the highest performance, lowest cost, and lowest power usage. We then automate these best practices into a design flow for efficiency and consistency, and work with various design teams to put the flow to use in constructing next-generation GPUs, CPUs and APUs with industry-standard EDA software tools.

THE PERSON:

You are a highly motivated and proactive individual who is passionate about using state-of-the-art silicon design infrastructure and methodology to solve complex SoC design problems. You are a team player with excellent communication and collaboration skills, working with other individuals, teams, and business units across different sites and time zones. You have strong analytical, organizational, and problem-solving skills. You are detail-oriented, eager to learn, and ready to take on various central platform challenges.

KEY RESPONSIBLITIES:
  • Develop, implement, and deploy a world-class IP-Design Management Platform
  • Guide company-wide adoption of best methodologies and practices
  • Collaborate with project teams on their milestone deliveries and leverage the new IP-Design Management Platform
  • Demonstrate ownership through steady stewardship - maintaining the platform, supportingits users, and improving the platform upon the stakeholder's feedback
PREFERRED EXPERIENCE:
  • Experience with ASIC SoC design and implementation
  • Experience with RTL to GDS flow
  • Experience with Silicon IP integration at SOC level
  • Experience with Silicon IP life cycle management tool (Perforce IPLM or IC Manage IPC) is preferred
  • Experience with Silicon IP and IP-reuse: design, implementation, and productization
  • Experience with scripting and automation (Python, Ruby, Perl, Make, Tcl, shell scripts, or similar)
  • Experience with version control systems (Perforce, Git, Artifactory, or similar)
  • Experience working with EDA vendors
  • Experience with Linux/Unix system administration
  • Experience with silicon design environments
  • Demonstrated experience with use of AI tools (Claude, ChatGPT, GitHub Copilot, or similar) to enhance productivity and automate workflows
ACADEMIC CREDENTIALS:
  • Bachelors or Masters degree in computer engineering/Electrical Engineering
LOCATION: Austin, Tx

#LI-HYBRID

#LI-PA1

This role is not eligible for visa sponsorship.

Benefits offered are described: AMD benefits at a glance.

AMD does not accept unsolicited resumes from headhunters, recruitment agencies, or fee-based recruitment services. AMD and its subsidiaries are equal opportunity, inclusive employers and will consider all applicants without regard to age, ancestry, color, marital status, medical condition, mental or physical disability, national origin, race, religion, political and/or third-party affiliation, sex, pregnancy, sexual orientation, gender identity, military or veteran status, or any other characteristic protected by law. We encourage applications from all qualified candidates and will accommodate applicants' needs under the respective laws throughout all stages of the recruitment and selection process.

AMD may use Artificial Intelligence to help screen, assess or select applicants for this position. AMD's "Responsible AI Policy" is available here.

This posting is for an existing vacancy.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Silicon Design Infrastructure - IP Management Solution
Silicon Design Infrastructure - IP Management Solution

AMD • Austin (TX)

On-site
USD 140,000 - 210,000
SOC Silicon Design Engineer
SOC Silicon Design Engineer

Advanced Micro Devices • Austin (TX)

On-site
USD 90,000 - 130,000
Comprehensive benefits
Sr. Staff ASIC Design Engineer
Sr. Staff ASIC Design Engineer

Socket.dev • San Jose (CA)

Hybrid
USD 120,000 - 160,000
AMD benefits at a glance
Firmware Design Engineer
Firmware Design Engineer

AMD • Santa Clara (CA)

Hybrid
USD 120,000 - 180,000
Hybrid work model
Silicon Design Engineer
Silicon Design Engineer

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000
ASIC/SoC Design Engineer
ASIC/SoC Design Engineer

AMD • San Jose (CA)

On-site
USD 90,000 - 130,000
Comprehensive benefits package
SOC Silicon Design Engineer
SOC Silicon Design Engineer

AMD • Boxborough (MA)

On-site
USD 120,000 - 150,000
RTL / Circuit IP Design Engineer
RTL / Circuit IP Design Engineer

Advanced Micro Devices • San Jose (CA)

On-site
USD 120,000 - 160,000
Sr. Physical Design CAD Engineer
Sr. Physical Design CAD Engineer

AMD • Austin (TX)

Hybrid
USD 130,000 - 180,000
AMD benefits at a glance
SOC Silicon Design Engineer
SOC Silicon Design Engineer

Advanced Micro Devices • Boxborough (MA)

On-site
USD 100,000 - 140,000