Intern - Digital Design

Rambus

Johns Creek (GA)

Hybrid

USD 34,000 - 55,000

Full time

2 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Gym membership
Medical benefits

Job summary

Rambus in Johns Creek, Georgia seeks an RTL Digital Design Intern to join the Memory Interface Chip BU. You will develop Verilog/SystemVerilog RTL for DDR5/DDR6 memory interfaces and work with senior engineers on silicon projects for AI data centers.

The role reports to the Digital Design Director and involves collaborating with verification teams to bring up silicon, with a hybrid on-site/remote schedule. Strong RTL and scripting skills are required.

Qualifications

  • BS or MS in Electrical Engineering or Computer Engineering.
  • Coursework: Digital Integrated Circuits, Advanced VLSI Systems, Advanced Computer Architecture, Embedded Systems, Design and Analysis of Algorithms.
  • Background in digital RTL design including LEC, CDC, Lint, DFT, BIST, and STA tools.
  • High aptitude with Verilog and SystemVerilog.
  • Ability to document design techniques, test, and verification methodologies.
  • Python/Perl script development.
  • Strong debugging, analytical, and communication skills.

Responsibilities

  • Develop Verilog/SystemVerilog RTL for DDR5/DDR6 memory interface products.
  • Design digital control logic, state machines, and register interfaces.
  • Analyze and optimize RTL designs for power, performance, and area (PPA).
  • Support timing closure and STA.
  • Create behavioral models for simulation and verification.
  • Work with verification and validation teams during silicon bring-up and debugging.

Skills

Verilog
SystemVerilog
RTL design
Python/Perl

Education

BS or MS in Electrical Engineering or Computer Engineering

Tools

STA tools
DFT

Job description

Overview

Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional RTL Digital Design Intern to join the Memory Interface Chip BU’s engineering team in John's Creek, Georgia. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer.

Overview

Rambus, a premier chip and silicon IP provider, is seeking to hire an exceptional RTL Digital Design Intern to join the Memory Interface Chip BU’s engineering team in John's Creek, Georgia. Candidates will be joining some of the brightest inventors and engineers in the world to develop products that make data faster and safer.

As a RTL Digital Design Intern , you will be reporting to the Digital Design Director of Engineering and working closely with highly experienced engineers to complete an assignment within the DDR6 memory interface design team working on silicon products within AI data centers.

Rambus offers a flexible work environment , embracing a hybrid approach for most office-based roles . E mployees are encouraged to spend an average of at least three days per week onsite , allowing for two days of remote work .

Responsibilities
  • Develop Verilog/ SystemVerilog RTL for next-generation DDR5/DDR6 memory interface products. Learn and contribute to cutting-edge DDR5/DDR6 memory interface architectures and protocols.
  • Design digital control logic, state machines, and register interfaces.
  • Analyze and optimize RTL designs for power, performance, and area (PPA).
  • Support timing closure and Static Timing Analysis (STA).
  • Create behavioral models for simulation and verification.
  • Work closely with verification and validation teams during silicon bring-up and debug.
Qualifications
  • BS or MS in Electrical Engineering or Computer Engineering.
  • Coursework: Digital Integrated Circuits, Advanced VLSI Systems, Advanced Computer Architecture, Embedded Systems, Design and Analysis of Algorithms.
  • Background in digital RTL design including standard LEC, CDC, Lint, DFT, BIST, and STA tools.
  • High aptitude with Verilog and SystemVerilog .
  • Ability to document design techniques, test, and verification methodologies.
  • Python/Perl script development.
  • Strong debugging, analytical, and communication skills.
About Rambus

Rambus is a global company that makes industry-leading memory interface chips and Silicon IP to advance data center connectivity and solve the bottleneck between memory and processing. With over 30 years of semiconductor experience, we are a leading provider of high-performance products and innovations that maximize the bandwidth, capacity and security for AI and other data-intensive workloads. Our world-class team is the foundation of our company, and our innovative spirit drives us to develop the cutting-edge products and technologies essential for tomorrow’s systems.

Rambus offers a competitive compensation package including base salary, bonus, equity, matching 401(k), employee stock purchase plan, comprehensive medical and dental benefits, time-off program, and gym membership.

At Rambus, we are committed to fostering a workplace where every individual is respected, supported, and empowered to succeed. We value a range of perspectives and experiences that contribute to innovation and collaboration. Our goal is to ensure that all team members have equitable access to opportunities, resources, and a sense of belonging. We believe that a culture of fairness and inclusion helps us all do our best work.

Rambus is proud to be an Equal Employment Opportunity and Affirmative Action employer. We do not discriminate based upon race, religion, color, national origin, sex (including pregnancy, childbirth, or related medical conditions), sexual orientation, gender identity, gender expression, age, status as a protected veteran, status as an individual with a disability, genetic information, or other applicable legally protected characteristics.

Rambus is committed to providing reasonable accommodations for qualified individuals with disabilities and disabled veterans during our job application procedures. If you require assistance or an accommodation due to a disability, please feel free to inform us in your application.

Rambus does not accept unsolicited resumes from headhunters, recruitment agencies or fee-based recruitment services.

For more information about Rambus, visit rambus.com. For additional information on life at Rambus and our current openings, check out rambus.com/careers/.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

RTL Digital Design Intern — Hybrid (DDR6 AI Memory)
RTL Digital Design Intern — Hybrid (DDR6 AI Memory)

Rambus • Johns Creek (GA)

Hybrid
USD 34,000 - 55,000
Gym membership
Medical benefits
IO and Memory Sub-Sytem Architecture
IO and Memory Sub-Sytem Architecture

Rambus.com • San Jose (CA)

Hybrid
USD 180,000 - 334,000
IO and Memory Sub-Sytem Architecture
IO and Memory Sub-Sytem Architecture

Rambus • San Jose (CA)

Hybrid
USD 180,000 - 334,000
Hybrid work model
Tech Dir Validation Engineering
Tech Dir Validation Engineering

Rambus.com • San Jose (CA)

On-site
USD 189,000 - 351,000
SPE Signal Integrity
SPE Signal Integrity

Rambus • Morrisville (NC)

Hybrid
USD 126,000 - 234,000
Base salary
Bonus
Equity
+2
Lead Member of Technical Staff (LMTS) – Logic Design
Lead Member of Technical Staff (LMTS) – Logic Design

Rambus • Hillsboro (OR)

Hybrid
USD 150,000 - 230,000
Hybrid work model
Equity and bonus package
SPE Signal Integrity
SPE Signal Integrity

Rambus • Johns Creek (GA)

Hybrid
USD 126,000 - 234,000
Bonus
Equity
401(k) plan
+5
PE Logic Design
PE Logic Design

Rambus • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000
Technical Director Validation
Technical Director Validation

Rambus.com • Johns Creek (GA)

Hybrid
USD 161,000 - 298,000
Equity
401(k) matching
Employee stock purchase plan
+1
PE Logic Design
PE Logic Design

Rambus • Hillsboro (OR)

Hybrid
USD 127,000 - 237,000