Intern - Characterization and Support

Cadence Design Systems

San Jose (CA)

On-site

USD 55,104 - 95,054

Part time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Cadence Design Systems in San Jose, CA is seeking an on-site Post-Silicon Validation Engineering Intern to validate system-level and electrical performance of internal silicon test chips. The role involves debugging silicon issues with analog and digital design teams and delivering characterization reports.

Candidates should be pursuing a Bachelor's or Master’s degree in electrical engineering with 0-2 years of experience, possess strong communication skills, and be able to work collaboratively

Qualifications

  • Currently pursuing a Bachelor's or Master’s degree in electrical engineering with 0-2 years of relevant work experience.
  • Excellent written and verbal communication skills.
  • Ability to work collaboratively in a team environment.
  • Prior experience in the hardware semiconductor or electronics industry is a plus.
  • Experience with script-based test automation in Python, C or other scripting tools is a plus.

Responsibilities

  • Validate system-level and electrical performance of internal silicon test chips.
  • Debug silicon issues in close collaboration with analog and digital design teams.
  • Deliver high-quality characterization reports.
  • Work cross-functionally to ensure product functionality and reliability.
  • Drive system and electrical testing efforts to identify silicon issues and support debugging.

Skills

RTL
Signal Integrity
Problem solving
Team collaboration

Education

Bachelor's or Master’s in electrical engineering

Tools

Python scripting
C scripting

Job description

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

This is an on-site internship role in San Jose, California, within the Cadence DDR IP group for a Post-Silicon Validation Engineering Intern.

  • Intern will be responsible for validating both system-level and electrical performance of internal silicon test chips.
  • The role includes debugging silicon issues in close collaboration with analog and digital design teams, and delivering high-quality characterization reports.
  • The intern will work cross-functionally to ensure product functionality, reliability, and successful deployment.
  • The candidate is expected to be strongly motivated by the prospect of driving system and electrical testing efforts for identifying silicon issues and being involved in debug efforts for the same.
  • Very good fundamentals in analog and digital electronics, RTL, Signal integrity, control systems.
  • Strong analytical and problem-solving skills
Requirements
  • Currently pursuing a Bachelor's or Master’s degree in electrical engineering with 0-2 years of relevant work experience.
  • Excellent written and verbal communication skills.
  • Ability to work collaboratively in a team environment.
  • Prior experience in the hardware semiconductor or electronics industry is a plus.
  • Experience with script-based test automation in Python, C or other scripting tools is a plus.

As this role is expected to be employed in San Jose during the Fall semester, applicants should ideally be attending a local school.

The annual salary range for California is $40/hr to $69/hr.

You may also be eligible to receive incentive compensation: bonus, equity, and benefits.

Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location.

We’re doing work that matters. Help us solve what others can’t.

Cadence plays a critical role in creating the technologies that modern life depends on. We are a global electronic design automation company, providing software, hardware, and intellectual property to design advanced semiconductor chips that enable our customers create revolutionary products and experiences.

Thanks to the outstanding caliber of the Cadence team and the empowering culture that we have cultivated for over 25 years, Cadence continues to be recognized by Fortune Magazine as one of the 100 Best Companies to Work For.

Our shared passion for solving the world’s toughest technical challenges, our dedication to pushing the limits of the industry, and our drive to do meaningful work differentiates the people of Cadence.

Cadence is proud to be an equal opportunity employer. All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Intern - Characterization and Support
Intern - Characterization and Support

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 30,000 - 50,000
Intern - Characterization and Support
Intern - Characterization and Support

Cadence • San Jose (CA)

On-site
Post-Silicon Validation Intern - Characterization & Debug
Post-Silicon Validation Intern - Characterization & Debug

Cadence • San Jose (CA)

On-site
Post-Silicon Validation Intern: Characterization & Debug
Post-Silicon Validation Intern: Characterization & Debug

Cadence Design Systems • San Jose (CA)

On-site
USD 55,104 - 95,054
Post Silicon Validation Engineer II
Post Silicon Validation Engineer II

Cadence Design Systems • Cary (NC)

On-site
USD 90,000 - 120,000
Silicon Validation Intern: Characterization & Debugging
Silicon Validation Intern: Characterization & Debugging

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 30,000 - 50,000
SSG Design Engineering Intern (Fall 2026)
SSG Design Engineering Intern (Fall 2026)

Cadence • San Jose (CA)

On-site
Senior Principal C++ Software Engineer
Senior Principal C++ Software Engineer

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 154,000 - 286,000
Paid vacation
401(k) with employer match
Employee stock purchase plan
+1
Signal and Power Integrity Sr Principal Application Engineer
Signal and Power Integrity Sr Principal Application Engineer

Cadence Design Systems • San Jose (CA)

On-site
USD 143,000 - 267,000
Paid vacation
401(k) plan with employer match
Employee stock purchase plan
+1
Sr. Principal Software Engineer
Sr. Principal Software Engineer

Cadence Design Systems • Austin (TX)

On-site
USD 196,000 - 364,000
Bonus eligibility
Equity
Medical/dental/vision plans
+2