Post-Silicon Validation Intern - Characterization & Debug

Cadence

San Jose (CA)

On-site

USD 34,440 - 48,216

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Cadence is seeking a Post-Silicon Validation Engineering Intern to work on-site in San Jose, California. In this role, you will validate system-level and electrical performance of internal silicon test chips while collaborating closely with analog and digital design teams.

The ideal candidate should have a Bachelor’s or master’s degree in electrical engineering and possess strong analytical skills. Experience in the semiconductor industry and scripting for test automation is a plus.

Qualifications

  • Strong fundamentals in analog and digital electronics, RTL, signal integrity, and control systems.
  • Strong analytical and problem-solving skills.
  • Bachelor’s or master’s degree in electrical engineering (or related field) with 0-2 years of relevant experience.
  • Excellent written and verbal communication skills.
  • Ability to work collaboratively in a team environment.

Responsibilities

  • Validate both system-level and electrical performance of internal silicon test chips.
  • Debug silicon issues in close collaboration with analog and digital design teams.
  • Deliver high-quality characterization reports.
  • Work cross-functionally to ensure product functionality, reliability, and successful deployment.
  • Drive system and electrical testing efforts to identify silicon issues and participate in debugging.

Skills

Analog electronics
Digital electronics
RTL
Signal integrity
Problem-solving
Communication skills

Education

Bachelor’s or master’s degree in electrical engineering

Tools

Python
C

Job description

Cadence is seeking a Post-Silicon Validation Engineering Intern to work on-site in San Jose, California. In this role, you will validate system-level and electrical performance of internal silicon test chips while collaborating closely with analog and digital design teams.

The ideal candidate should have a Bachelor’s or master’s degree in electrical engineering and possess strong analytical skills. Experience in the semiconductor industry and scripting for test automation is a plus.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Post-Silicon Validation Intern: Characterization & Debug
Post-Silicon Validation Intern: Characterization & Debug

Cadence Design Systems • San Jose (CA)

On-site
USD 55,104 - 95,054
Silicon Validation Intern: Characterization & Debugging
Silicon Validation Intern: Characterization & Debugging

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 30,000 - 50,000
Intern - Characterization and Support
Intern - Characterization and Support

Cadence Design Systems, Inc. • San Jose (CA)

On-site
USD 30,000 - 50,000
Intern - Characterization and Support
Intern - Characterization and Support

Cadence • San Jose (CA)

On-site
Intern - Characterization and Support
Intern - Characterization and Support

Cadence Design Systems • San Jose (CA)

On-site
USD 55,104 - 95,054
Post Silicon Validation Engineer II
Post Silicon Validation Engineer II

Cadence • Cary (NC)

On-site
USD 80,000 - 110,000
Post Silicon Validation Engineer II
Post Silicon Validation Engineer II

Cadence Design Systems • Cary (NC)

On-site
USD 90,000 - 120,000
Post-Silicon Validation Engineer II - AI-Driven Lab Innovator
Post-Silicon Validation Engineer II - AI-Driven Lab Innovator

Cadence Design Systems • Cary (NC)

On-site
USD 90,000 - 120,000
Post-Silicon Validation Engineer: Mixed-Signal & Automation
Post-Silicon Validation Engineer: Mixed-Signal & Automation

Unconventional AI • Palo Alto (CA)

On-site
USD 150,000 - 210,000
Health benefits
401(k) matching
Unlimited PTO
+1
Silicon Validation Engineer — Board & Protocols Expert
Silicon Validation Engineer — Board & Protocols Expert

Quest Global • San Jose (CA)

On-site
USD 90,000 - 120,000