IC - Frontend - Principal Engineer

Upscale AI, Inc.

Northern (KY)

Hybrid

USD 250,000 - 265,000

Full time

7 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Upscale AI, Inc. is hiring for an ASIC Design engineer to shape next-gen AI infrastructure. You will work with architecture and define micro-architecture, delivering RTL that meets power, performance, and area targets.

Join a fast-paced startup with a culture of ownership and technical rigor. Expect collaboration with verification, physical design, and test teams, and opportunities to influence high-impact AI workloads.

Qualifications

  • BE or MS in EE, CE, CS.
  • 5+ years of related engineering experience.
  • 5+ years in logic design on complex ASICs.
  • Experience with SystemVerilog for logic design.
  • Understanding of clock domain crossing and timing closure.
  • Strong communication and teamwork in fast-paced teams.
  • Able to thrive in a startup environment.

Responsibilities

  • Define and document micro-architecture for next-gen ASIC designs.
  • Deliver RTL logic design meeting power, performance, area targets.
  • Coordinate with verification/emulation to ensure test coverage.
  • Collaborate with physical design for timing closure and area optimization.
  • Integrate DFT logic with design-for-test teams.
  • Work independently and collaborate across cross-functional teams.

Skills

SystemVerilog
Logic design
ASIC design
Team collaboration
Startup environment

Education

Bachelor's or Master's in EE/CE/CS

Tools

LINT
CDC
RDC

Job description

Why join Upscale AI

Upscale AI is building the high-performance infrastructure powering the next generation of artificial intelligence. Backed by over $300M in funding and rapid global adoption, we are scaling systems designed for the world’s most demanding AI workloads.

We focus on first-principles engineering across silicon, systems, and networking—where performance, scale, and execution are critical. Our team is talent-dense and high-performing. We value ownership, technical rigor, and speed, and we offer the opportunity to work on foundational problems with immediate, real-world impact.

If you’re looking to do high-impact work, move fast, and help define the infrastructure behind the future of AI—Upscale AI is where you can produce meaningful work at the frontier—and operate at a high standard.

Job Responsibilities:
  • As a member of the ASIC Design team, you will work closely with the architecture team and define and document micro-architecture on next generation designs.
  • Responsible for the logic design/RTL entry that meets the power, performance, area targets.
  • Collaborate closely with design verification and emulation teams to confirm that test plans meet architecture and design intent, debug complex test scenarios and coverage closure
  • Work closely with the physical design team on timing closure and area optimization
  • Work with the design for test team to integrate DFT logic
  • Work independently, communicate effectively and collaborate with cross functional teams
Requirements:
  • BE or MS in EE, CE, CS
  • 5+ years of related technical engineering experience.
  • 5+ years of industry experience in logic design on complex ASICs
  • Experience with SystemVerilog for logic design
  • Understanding of fundamental principles of logic design, clock domain crossing, synthesis and timing closure
  • Proficient communication, collaboration and teamwork skills and ability to contribute to diverse and inclusive teams.
  • Able to thrive or lead in a fast-paced startup environment.
Preferred:
  • 12+ years of relevant industry experience with a proven track record of successful tapeouts
  • Scripting proficiency using Python, Perl etc.
  • Experience with front end design tools like LINT, CDC, RDC
  • Exposure to silicon bring-up
  • Analyzing timing, area, power reports and ability to drive design fixes
  • Knowledge of verification principles and coverage and ability to debug complex test cases
  • Basic understanding of formal verification
  • Past work experience on high performance, low latency networking ASICs is a big plus
  • Growth mindset and enthusiasm to learn and grow in a fast paced environment

$250,000 - $265,000 a year

Where you fall within that range depends on your experience, skills, and impact—we benchmark against internal levels to keep things fair and consistent.

Equal Opportunity

Upscale AI is building a team that reflects a wide range of perspectives, backgrounds, and experiences. We’re proud to be an Equal Opportunity Employer and consider all qualified applicants regardless of race, color, religion, national origin, sex, sexual orientation, gender identity, disability, or veteran status.

Accessibility & Accommodations

We’re committed to making our hiring process accessible to everyone. If you need accommodations at any stage, just reach out to us at hiring@upscaleai.com—we’re happy to help. Note: This inbox is only for accommodation requests.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

IC - Frontend - Senior Staff Engineer
IC - Frontend - Senior Staff Engineer

Upscale AI, Inc. • Northern (KY)

Hybrid
USD 212,000 - 246,000
Principal ASIC RTL Engineer
Principal ASIC RTL Engineer

Upscale AI, Inc. • Northern (KY)

Hybrid
USD 250,000 - 265,000
Technical Support Principal Engineer – AI Network
Technical Support Principal Engineer – AI Network

The Consensus • United States

On-site
USD 248,000 - 269,000
Technical Support Senior Staff Engineer
Technical Support Senior Staff Engineer

The Consensus • United States

On-site
USD 200,000 - 216,000
Lead ASIC RTL Design Engineer
Lead ASIC RTL Design Engineer

10xTalents • San Francisco (CA)

On-site
USD 130,000 - 160,000
Senior ASIC Modeling Software Engineer
Senior ASIC Modeling Software Engineer

Doist • United States

On-site
USD 120,000 - 180,000
Mid Level ASIC Design Engineer
Mid Level ASIC Design Engineer

Tensordyne • Sunnyvale (CA)

Hybrid
USD 120,000 - 180,000
Flexible spending
Bonusly awards
Health benefits
+1
Senior Staff Engineer, Quality Assurance
Senior Staff Engineer, Quality Assurance

Upscale AI, Inc. • Northern (KY)

Hybrid
USD 194,000 - 212,000
Senior ASIC CAD Engineer
Senior ASIC CAD Engineer

Palo Alto Networks, Inc. • Santa Clara (CA)

On-site
USD 130,000 - 180,000
Senior ASIC Design Infrastructure & Methodologies engineer, MLA-MI - Annapurna Labs
Senior ASIC Design Infrastructure & Methodologies engineer, MLA-MI - Annapurna Labs

Amazon • Cupertino (CA)

On-site
USD 183,000 - 248,000
Health insurance
401(k) matching
Paid time off
+1