Hybrid IC Product Engineer — First-Silicon & Yield Lead

Kforce Inc

Chandler (AZ)

Hybrid

USD 90,000 - 150,000

Full time

4 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Kforce's client, a growing national semiconductor company in Chandler, AZ, is seeking mid-level or senior IC Product Engineers to join the team. This hybrid role focuses on bringing semiconductor products from concept to production, including first silicon validation, product characterization, and production support.

Ideal candidates have 2–5+ years in product/test engineering for semiconductors, strong data analysis skills (Python/JMP), and hands-on silicon debugging experience.

Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Physics, Materials Science or related field.
  • 2–5+ years in Product Engineering and/or Test Engineering in semiconductors.
  • Experience with IC product characterization, validation, qualification, and reliability testing.

Responsibilities

  • Lead first silicon bring-up, validation, debug, and qualification activities.
  • Develop and execute characterization, validation, and qualification plans.
  • Analyze silicon performance, test data, and failure mechanisms to identify yield improvements.
  • Collaborate with Design and Test Eng teams to define test methodologies and production screening strategies.
  • Support development of ATE test solutions, wafer sort, final test, and characterization programs.
  • Drive reliability characterization and technology certification, including JEDEC testing.
  • Manage product qualification schedules, milestones, and cross-team communications.
  • Provide support for high-volume manufacturing and yield improvement initiatives.
  • Lead technical projects across multiple engineering disciplines.

Skills

Python
Data analysis
Silicon validation
First silicon bring-up
Communication

Education

B.S. in Electrical Engineering or related

Tools

ATE platforms

Job description

Kforce's client, a growing national semiconductor company in Chandler, AZ, is seeking mid-level or senior IC Product Engineers to join the team. This hybrid role focuses on bringing semiconductor products from concept to production, including first silicon validation, product characterization, and production support.

Ideal candidates have 2–5+ years in product/test engineering for semiconductors, strong data analysis skills (Python/JMP), and hands-on silicon debugging experience.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Mid-Level or Senior IC Product Engineer
Mid-Level or Senior IC Product Engineer

Kforce Inc • Chandler (AZ)

Hybrid
USD 90,000 - 150,000
Yield Improvement Engineer - Hybrid, Phoenix
Yield Improvement Engineer - Hybrid, Phoenix

Intel Corporation • Phoenix (AZ)

Hybrid
USD 115,000 - 220,000
Yield Optimization Engineer — Semiconductors (Hybrid)
Yield Optimization Engineer — Semiconductors (Hybrid)

Intel Corporation • Phoenix (AZ)

Hybrid
USD 115,000 - 220,000
Stock bonuses
Health, retirement & vacation benefits
Hybrid work model
FPGA/SoC Product Engineer II – Yield & Failure Analysis
FPGA/SoC Product Engineer II – Yield & Failure Analysis

Microchip • San Jose (CA)

Hybrid
USD 70,000 - 143,000
Semiconductor Yield & Reliability Engineer
Semiconductor Yield & Reliability Engineer

Intel Corporation • Chandler (AZ)

On-site
USD 115,000 - 163,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior Product Development Engineer
Senior Product Development Engineer

IC Resources • California

On-site
USD 140,000 - 180,000
Medical insurance
Vision insurance
401(k)
Yield & Defect Metrology Engineer — Hybrid Role
Yield & Defect Metrology Engineer — Hybrid Role

Intel Corporation • Phoenix (AZ)

Hybrid
USD 115,000 - 220,000
Stock bonuses
Health insurance
Hybrid work model
+1
Associate Product Engineer
Associate Product Engineer

Gyga Force, Inc. • Fremont (CA)

On-site
USD 70,000 - 100,000
3 weeks PTO
Health insurance
401(k)
Yield Development Engineer – Defect Metrology (Hybrid)
Yield Development Engineer – Defect Metrology (Hybrid)

Intel Corporation • Chandler (AZ)

Hybrid
USD 115,000 - 220,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior Post-Silicon Validation Engineer — Hybrid + Equity
Senior Post-Silicon Validation Engineer — Hybrid + Equity

K2 Space • Seattle (WA)

Hybrid
USD 170,000 - 250,000
Paid time off
Medical/dental/vision coverage
Life insurance
+1