Hybrid Design Automation Engineer — EDA/TFM for PDKs

Intel

Folsom (CA)

Hybrid

USD 101,000 - 194,000

Full time

43 hours ago
Be an early applicant
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Stock bonuses
Health insurance
Retirement plan
Vacation

Job summary

Intel Foundry Automation - Government Programs is seeking a seasoned Silicon Design Automation Engineer with expertise in Design TFM and EDA tool support for Intel's PDK for external foundry customers.

You will install, maintain, and provide technical support for the design environment and compute resources, collaborate with PDK/library teams, and develop automation to streamline tape-out readiness. The role offers a hybrid on-site/off-site work model in the US.

Qualifications

  • US Citizenship required.
  • Ability to obtain a US Government Security Clearance TS/SCI.
  • BS in Electrical or Computer Engineering with 1+ years' experience or MS in Electrical or Computer Engineering with 2+ years' experience in front-end and back-end design tools and flows.
  • Experience in EDA tools and methodologies, including debugging and problem-solving.
  • Experience in physical design, optimization, and tools flows and methodology (TFM).
  • Experience with Verilog/ VHDL - Tcl, Perl, Python scripting.
  • Linux Experience: bash, tcsh.

Responsibilities

  • Resolve designer's tool / methodology issues on the path to TapeOut.
  • Provide support for design ramp up through training / documentation.
  • Interact with EDA providers and ensure required tools features are available for the projects with high quality.
  • Closely partner with PDK/library experts, flow development teams, as well as with product design teams
  • Collaborate with EC to provision adequate compute capacity and help debug any associated issues.
  • Create automation (scripts, checkers, etc.) for installation of design environment (PDKs, EDA tools, licenses, etc.) to simplify and accelerate design processes.
  • Support the integration of new tools and methods into existing design workflows, ensuring seamless adoption and scalability.

Skills

Design TFM
EDA tools support
Verilog/VHDL
Python scripting
Linux scripting (bash/tcsh)
Automation scripting

Education

BS in Electrical/Computer Engineering
MS in Electrical/Computer Engineering

Tools

EDA tools
Cheetah (Foundry PDK/tools)

Job description

Intel Foundry Automation - Government Programs is seeking a seasoned Silicon Design Automation Engineer with expertise in Design TFM and EDA tool support for Intel's PDK for external foundry customers.

You will install, maintain, and provide technical support for the design environment and compute resources, collaborate with PDK/library teams, and develop automation to streamline tape-out readiness. The role offers a hybrid on-site/off-site work model in the US.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Hybrid Design Automation Engineer — TFM/EDA for PDK
Hybrid Design Automation Engineer — TFM/EDA for PDK

Intel Corporation • Folsom (CA)

Hybrid
USD 118,000 - 227,000
Stock bonuses
Health benefits
Retirement plan
+1
Senior Design Automation Engineer - EDA/TFM for Foundry PDK
Senior Design Automation Engineer - EDA/TFM for Foundry PDK

Intel • Phoenix (AZ)

Hybrid
USD 118,000 - 227,000
Total compensation package
Stock bonuses
Health benefits
+2
Design Automation Engineer (TFM/EDA)
Design Automation Engineer (TFM/EDA)

Intel Corporation • Folsom (CA)

Hybrid
USD 118,000 - 227,000
Stock bonuses
Health benefits
Retirement plan
+1
Design Automation Engineer (TFM/EDA)
Design Automation Engineer (TFM/EDA)

Intel • Folsom (CA)

Hybrid
USD 101,000 - 194,000
Stock bonuses
Health insurance
Retirement plan
+1
Design Automation Engineer (TFM/EDA)
Design Automation Engineer (TFM/EDA)

Intel • Phoenix (AZ)

Hybrid
USD 118,000 - 227,000
Total compensation package
Stock bonuses
Health benefits
+2
Design Automation Engineer (TFM/EDA)
Design Automation Engineer (TFM/EDA)

Intel • Hillsboro (OR)

Hybrid
USD 118,000 - 227,000
Density-Fill EDA Tools Engineer - PDK Automation
Density-Fill EDA Tools Engineer - PDK Automation

Intel • Hillsboro (OR)

Hybrid
USD 129,000 - 245,000
Stock bonuses
Health insurance
Retirement plan
+1
EDA Tools & Automation Engineer (Hybrid)
EDA Tools & Automation Engineer (Hybrid)

Relha LLC • Hillsboro (OR), Northern (KY)

Hybrid
USD 129,000 - 245,000
Senior Density Fill & EDA Tools Engineer (Hybrid)
Senior Density Fill & EDA Tools Engineer (Hybrid)

Intel • Austin (TX)

Hybrid
USD 129,000 - 245,000
Stock bonuses
Health benefits and retirement plans
Vacation
Hybrid DFT Application Engineer — ASIC/SoC Validation
Hybrid DFT Application Engineer — ASIC/SoC Validation

Intel Corporation • United States

Hybrid
USD 122,000 - 232,000