Graphics FE Implementation Engineer

Apple Inc.

Santa Clara, Northern (CA, KY)

Hybrid

USD 185,000 - 325,000

Full time

38 hours ago
Be an early applicant
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

Apple Inc. is seeking a seasoned RTL/IP engineer in Santa Clara, CA to drive block-level synthesis and optimization for Apple Silicon GPUs.

You will work with RTL and physical design teams to meet tight timing and power targets, while applying advanced RTL/Synthesis/PNR techniques and collaborating with STA/DFT partners to deliver best-in-class silicon. The role emphasizes cross-domain problem solving, multi-clock and multi-power domain handling, and the development of innovative methodologies

Qualifications

  • Experience driving block level synthesis and optimizations.
  • Experience with RTL design improvement for optimal Area, Timing Power.
  • Experience debugging complex logic equivalence issues and in netlist checks to validate functionality and netlist quality.
  • Experience implementing ECOs for functionality and timing.
  • Experience with reset domain, multi-clock domain, multi-power domain (UPF), linting tools across RTL and Gate-Level.
  • Scripting experience in ASIC flows – python, tcl, Perl, Data manipulation.
  • BS + 10 years of relevant experience.

Responsibilities

  • Synthesize, analyze, and optimize delivered IP to meet timing, power, and area targets.
  • Collaborate with RTL, PD, STA and DFT teams to achieve successful first silicon.
  • Develop and apply advanced RTL/Synthesis/PNR techniques for GPU IP under Apple Silicon.

Skills

Block level synthesis
RTL optimization
Debugging netlist issues
ECOs for timing
UPF/multi-clock domain
Scripting (Python/TCL/Perl)
BS + 10 years experience

Job description

Santa Clara, California, United States Hardware

Imagine what you could do here. At Apple, new insights have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what you could accomplish! Dynamic, resourceful people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.Join the team that optimizes and delivers world-class GPUs into Apple Silicon. As part of the GPU FE Implementation team, you’ll be responsible for crafting and building a GPU that enriches the lives of millions of people every day.

Description

The successful candidate will work closely with the RTL and PD (physical design) teams and be responsible for synthesis, analysis, and optimization of the delivered IP. For this role, use and develop advanced techniques spanning RTL/Synthesis/PNR to meet challenging timing, power and area targets while also working with our partners in STA and DFT to achieve successful first silicon. Through this collaboration, you will deliver the best-in-class GPU’s for the best consumer products. If you’re ready to help chart the future of Apple Silicon, we’d love to talk to you.

Minimum Qualifications
  • Experience driving block level synthesis and optimizations
  • Experience with RTL design improvement for optimal Area, Timing Power
  • Experience debugging complex logic equivalence issues and in netlist checks to validate functionality and netlist quality
  • Experience implementing ECOs for functionality and timing
  • Experience with one or more of: reset domain, multi-clock domain, multi-power domain (UPF), linting tools across RTL and Gate-Level
  • Scripting experience in ASIC flows – python, tcl, Perl, Data manipulation
  • BS + 10 years of relevant experience
Preferred Qualifications
  • Collaboration with Physical Design and Timing Analysis teams on physical concepts (floor-planning, placement, congestion, and timing constraints)
  • Demonstrated ability to solve complex problems across multiple technical domains
  • Ability to analyze architectural critical paths and drive multi-block closure across RTL Design and Physical Design teams
  • Develop and Drive adoption of innovative methodologies across projects and teams
  • Familiarity with DFT insertion
  • Familiarity with simulation, debugging tools and experience of working closely with design verification team
  • Experience working on GPUs/CPUs is desirable

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $184,700 and $324,800, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Graphics FE Implementation Engineer
Graphics FE Implementation Engineer

Apple Inc. • United States

On-site
USD 140,000 - 210,000
Graphics FE Implementation Engineer
Graphics FE Implementation Engineer

Apple Inc. • Austin (TX)

On-site
USD 90,000 - 130,000
Silicon Validation Software Engineer- GPU IP Validation and Integration
Silicon Validation Software Engineer- GPU IP Validation and Integration

Apple Inc. • Cupertino (CA)

On-site
USD 181,000 - 319,000
Comprehensive medical and dental coverage
Retirement benefits
Employee stock programs
+1
CPU Gate Level Synthesis Engineer
CPU Gate Level Synthesis Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 184,700 - 324,800
Graphics Software Engineer
Graphics Software Engineer

Apple Inc. • Austin (TX)

On-site
USD 130,000 - 180,000
GPU Physical Design Engineer
GPU Physical Design Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Graphics FE Integration Engineer
Graphics FE Integration Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 140,000 - 200,000
GPU Physical Design Engineer
GPU Physical Design Engineer

Apple Inc. • Austin (TX)

On-site
USD 180,000 - 240,000
GPU RTL Design Engineer
GPU RTL Design Engineer

Apple Inc. • Orlando (FL)

On-site
USD 120,000 - 180,000
Senior CPU Physical Design Engineer — PPA & Floorplan
Senior CPU Physical Design Engineer — PPA & Floorplan

Apple Inc. • United States

On-site
USD 180,000 - 300,000