FPGA & Digital Verification Intern - RTL, Testbenches, Lab

pSemi, A Murata Company

San Diego (CA)

On-site

USD 44,000 - 80,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

pSemi Corporation in San Diego, a Murata company, seeks a design verification intern for Analog Mixed‑Signal and Digital products. You will assist in developing, verifying, characterizing, validating, and supporting circuit IP blocks for product development.

Responsibilities include building test benches, FPGA system development with RTL, lab debugging with oscilloscopes, and adapting C code for test equipment. Bachelor’s in EE/CE or MSEE candidate enrollment required.

Qualifications

  • Ability to develop RTL and run Verilog simulations.
  • Familiarity with FPGA development tools and lab debug.
  • Knowledge of sequential and combinational logic; FSMs.
  • Understanding of CMOS silicon circuits.
  • Experience with Python programming.
  • Familiarity with lab equipment (oscilloscopes, DIO, SMUs).

Responsibilities

  • Develop and simulate self-checking, functional design verification, and validation test benches.
  • Development of FPGA systems using logic design and RTL coding.
  • Lab Debug of FPGA prototypes using logic analyzers, oscilloscopes and signal generators.
  • Modify C code controlling automated test equipment.

Skills

RTL development
Verilog simulations
FPGA development tools
Python scripting
Digital logic design
CMOS concepts
Lab equipment usage
Finite state machines
Memory elements

Education

Bachelor's in Electrical/Computer Engineering
MSEE candidate

Tools

Cadence CAD tools
Simvision/Xcelium
Genus synthesis
Innovus Auto Place & Route

Job description

pSemi Corporation in San Diego, a Murata company, seeks a design verification intern for Analog Mixed‑Signal and Digital products. You will assist in developing, verifying, characterizing, validating, and supporting circuit IP blocks for product development.

Responsibilities include building test benches, FPGA system development with RTL, lab debugging with oscilloscopes, and adapting C code for test equipment. Bachelor’s in EE/CE or MSEE candidate enrollment required.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

FPGA & Digital Design Intern (RTL/Verilog)
FPGA & Digital Design Intern (RTL/Verilog)

Murata Manufacturing Co., Ltd. • San Diego (CA)

On-site
USD 44,000 - 80,000
Digital Design Intern: FPGA, Verilog & Lab Debug
Digital Design Intern: FPGA, Verilog & Lab Debug

Murata Electronics • San Diego (CA)

On-site
USD 44,000 - 80,000
Intern, Digital Design - Fall 2026
Intern, Digital Design - Fall 2026

pSemi, A Murata Company • San Diego (CA)

On-site
USD 44,000 - 80,000
Intern, Digital Design - Fall 2026
Intern, Digital Design - Fall 2026

Murata Electronics • San Diego (CA)

On-site
USD 44,000 - 80,000
Intern, Digital Design - Fall 2026
Intern, Digital Design - Fall 2026

Murata Manufacturing Co., Ltd. • San Diego (CA)

On-site
USD 44,000 - 80,000
Analog/Mixed-Signal Design Intern (Cadence)
Analog/Mixed-Signal Design Intern (Cadence)

Infineon Technologies AG • El Segundo (CA)

On-site
USD 41,000 - 48,000
Digital Design & Verification Intern: RTL & Testbenches
Digital Design & Verification Intern: RTL & Testbenches

Booz Allen Hamilton • Beavercreek (OH)

On-site
USD 55,000 - 126,000
Analog Mixed-Signal Design Engineer: Verification & Debug
Analog Mixed-Signal Design Engineer: Verification & Debug

Semiengineering • El Segundo (CA)

Hybrid
USD 110,000 - 170,000
Digital Verification Engineer: Mixed-Signal & RTL Expert
Digital Verification Engineer: Mixed-Signal & RTL Expert

Talent 101, Inc • Tucson (AZ)

On-site
USD 120,000 - 180,000
Design Verification Engineer
Design Verification Engineer

Platform Recruitment • Austin (TX)

On-site
USD 90,000 - 130,000